STL15N65M5



N-channel 650 V, 0.335 Ω typ., 10 A MDmesh™ M5 Power MOSFET in a PowerFLAT™ 5x6 HV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V DS @ TJ max. RDS(on) max		ΙD
STL15N65M5	710 V	0.375 Ω	10 A

- Extremely low R_{DS(on)}
- Low gate charge and input capacitance
- Excellent switching performance
- 100% avalanche tested

Applications

Switching applications

Description

This device is an N-channel Power MOSFET based on the MDmesh™ M5 innovative vertical process technology combined with the well-known PowerMESH™ horizontal layout. The resulting product offers extremely low onresistance, making it particularly suitable for applications requiring high power and superior efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing	l
STL15N65M5	15N65M5	PowerFLAT™ 5x6 HV	Tape and reel	l

Contents STL15N65M5

Contents

1	Electrical ratings			
2	Electric	cal characteristics	4	
	2.1	Electrical characteristics (curves)	6	
3	Test cir	·cuits	9	
4	Packag	e information	10	
	4.1	Power Flat™ 5x6 HV package information	11	
	4.2	Power Flat™ 5x6 HV packing information	13	
5	Revisio	n history	15	

STL15N65M5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	650	V
V_{GS}	Gate-source voltage	± 25	V
ΙD	Drain current (continuous) at T _C = 25 °C	10	Α
ΙD	Drain current (continuous) at T _C = 100 °C	5	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	40	Α
Ртот	Total dissipation at $T_C = 25$ °C	52	W
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max)	2.5	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	160	mJ
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature range	- 55 to 150	°C
Tj			°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.4	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W

Notes

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}}I_{SD} \leq 10~A,~di/dt \leq 400~A/\mu s,~V_{DS(peak)}~\leq V_{(BR)DSS},~V_{DD} = 400~V.$

⁽¹⁾When mounted on 1inch² FR-4 board, 2 oz Cu.

Electrical characteristics STL15N65M5

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	650			V
	Zero gate voltage	V _{DS} = 650 V			1	μΑ
IDSS	drain current	$V_{DS} = 650 \text{ V}, T_{C} = 125 \text{ °C } ^{(1)}, V_{GS} = 0 \text{ V}$			100	μΑ
Igss	Gate-body leakage current	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0$			± 100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 5 A		0.335	0.375	Ω

Notes:

Table 5: Dynamic

·						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	816	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	23	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2.6	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 520 V, V _{GS} = 0 V	-	70	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	VDS = 0 to 320 V, VGS = 0 V	-	21	1	pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	5	-	Ω
Qg	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 5.5 \text{ A},$	-	22	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	5.5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	11	-	nC

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Coss eq. time related is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80 % VDss.

 $^{^{(2)}}$ Coss eq. energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when VDs increases from 0 to 80 % VDss.

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(V)}	Voltage delay time	$V_{DD} = 400 \text{ V}, I_D = 7 \text{ A},$	-	30	-	ns
t _{r(V)}	Voltage rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	8	-	ns
t _{f(I)}	Current fall time	(see Figure 17: "Test circuit for inductive load switching and	-	11	-	ns
$t_{c(\text{off})}$	Crossing time	diode recovery times" and Figure 20: "Switching time waveform")	-	12.5	-	ns

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		10	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		40	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 10 \text{ A}, V_{GS} = 0$	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 10 A, di/dt = 100 A/μs	-	244		ns
Qrr	Reverse recovery charge	V _{DD} = 100 V	-	2.35		μC
I _{RRM}	Reverse recovery current	(see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	19.2		Α
t _{rr}	Reverse recovery time	I _{SD} = 10 A, di/dt = 100 A/μs	-	308		ns
Qrr	Reverse recovery charge	$V_{DD} = 100 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	2.93		μC
I _{RRM}	Reverse recovery current	(see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	19		Α

Notes:

⁽¹⁾Pulse width limited by safe operating area.

 $^{^{(2)}\}text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5 %.

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance

K δ =0.5

0.2

10⁻¹

0.1

0.05

0.02

0.01

Z_{th} = k R_{thJ-c} δ = t_p/ τ 10⁻³

10⁻⁶

10⁻⁵

10⁻⁴

10⁻³

10⁻⁶

10⁻⁵

10⁻⁴

10⁻³

10⁻²

10⁻¹

10⁻¹

10⁻¹

10⁻²

10⁻¹

10⁻²

10⁻¹

10⁻²

10⁻¹

10⁻²


10⁻³


10⁻²


10⁻¹

10⁻¹

10⁻²







STL15N65M5 Electrical characteristics

Figure 8: Capacitance variations

C
(pF)

1000

Ciss

Coss

Coss


Crss


0.1 1 10 100 Vbg(V)

Figure 9: Output capacitance stored energy

EOSS (µJ) 4
3.5
3
2.5
2
1.5
0
0 100 200 300 400 500 600 V_{DS}(V)


75 100






-50 -25

0 25 50







Notes:

 $[\]ensuremath{^{(1)}}\xspace$ Eon including reverse recovery of a SiC diode.

STL15N65M5 Test circuits

3 Test circuits

Figure 15: Test circuit for resistive load switching times

Figure 17: Test circuit for inductive load switching and diode recovery times




Figure 18: Unclamped inductive load test circuit






Figure 19: Unclamped inductive waveform





Package information STL15N65M5

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STL15N65M5 Package information

4.1 Power Flat™ 5x6 HV package information

Figure 21: PowerFLAT™ 5x6 HV package outline





Table 8: PowerFLAT™ 5x6 HV mechanical data

		mm	
Dim.	Min.	Тур.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.10	5.20	5.30
Е	6.05	6.15	6.25
E2	3.10	3.20	3.30
D2	4.30	4.40	4.50
е		1.27	
L	0.50	0.55	0.60
K	1.90	2.00	2.10

Figure 22: PowerFLAT™ 5x6 HV recommended footprint (dimensions are in mm)



STL15N65M5 Package information

4.2 Power Flat™ 5x6 HV packing information

Figure 23: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 24: PowerFLAT™ 5x6 package orientation in carrier tape



STL15N65M5 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
26-Jun-2013	1	First release
05-Dec-2016	2	Updated title, features and description in cover page. Updated Figure 1: "Internal schematic diagram", Table 2: "Absolute maximum ratings" and Section 4: "Package information". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved