

LM359 Dual, High Speed, Programmable, Current Mode (Norton) Amplifiers

Check for Samples: [LM359](#)

FEATURES

- User Programmable Gain Bandwidth Product, Slew Rate, Input Bias Current, Output Stage Biasing Current and Total Device Power Dissipation
- High Gain Bandwidth Product ($I_{SET} = 0.5 \text{ mA}$)
 - 400 MHz for $A_V = 10$ to 100
 - 30 MHz for $A_V = 1$
- High Slew Rate ($I_{SET} = 0.5 \text{ mA}$)
 - 60 V/ μs for $A_V = 10$ to 100
 - 30 V/ μs for $A_V = 1$
- Current Differencing Inputs Allow High Common-Mode Input Voltages
- Operates from a Single 5V to 22V Supply
- Large Inverting Amplifier Output Swing, 2 mV to $V_{CC} - 2V$
- Low Spot Noise, 6 nV $\sqrt{\text{Hz}}$, for $f > 1 \text{ kHz}$


APPLICATIONS

- General Purpose Video Amplifiers
- High Frequency, High Q Active Filters
- Photo-Diode Amplifiers
- Wide Frequency Range Waveform Generation Circuits
- All LM3900 AC Applications Work to Much Higher Frequencies

DESCRIPTION

The LM359 consists of two current differencing (Norton) input amplifiers. Design emphasis has been placed on obtaining high frequency performance and providing user programmable amplifier operating characteristics. Each amplifier is broadbanded to provide a high gain bandwidth product, fast slew rate and stable operation for an inverting closed loop gain of 10 or greater. Pins for additional external frequency compensation are provided. The amplifiers are designed to operate from a single supply and can accommodate input common-mode voltages greater than the supply.

Typical Application



- $A_V = 20 \text{ dB}$
- $-3 \text{ dB bandwidth} = 2.5 \text{ Hz to } 25 \text{ MHz}$
- Differential phase error $< 1^\circ$ at 3.58 MHz
- Differential gain error $< 0.5\%$ at 3.58 MHz

Connection Diagram




Figure 1. PDIP/SOIC Package Top View

See Package Number D0014A or NFF0014A



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage		22 V _{DC} or ±11 V _{DC}	
Power Dissipation ⁽³⁾	D Package	1W	
	NFF Package	750 mW	
Maximum T _J	D Package	+150°C	
	NFF Package	+125°C	
Thermal Resistance	D Package θ _{JA}	147°C/W still air	
		110°C/W with 400 linear feet/min air flow	
	NFF Package θ _{JA}	100°C/W still air	
		75°C/W with 400 linear feet/min air flow	
Input Currents, I _{IN(+)} or I _{IN(-)}		10 mA _{DC}	
Set Currents, I _{SET(IN)} or I _{SET(OUT)}		2 mA _{DC}	
Operating Temperature Range		0°C to +70°C	
Storage Temperature Range		-65°C to +150°C	
Lead Temperature	(Soldering, 10 sec.)	260°C	
Soldering Information	PDIP Package	Soldering (10 sec.)	260°C
	SOIC Package	Vapor Phase (60 sec.)	215°C
		Infrared (15 sec.)	220°C

- (1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) See [Figure 22](#).

Electrical Characteristics

I_{SET(IN)} = I_{SET(OUT)} = 0.5 mA, V_{supply} = 12V, T_A = 25°C unless otherwise noted

Parameter	Conditions	Min	Typ	Max	Units
Open Loop Voltage	V _{supply} = 12V, R _L = 1k, f = 100 Hz	62	72		dB
Gain	T _A = 125°C		68		dB
Bandwidth Unity Gain	R _{IN} = 1 kΩ, C _{comp} = 10 pF	15	30		MHz
Gain Bandwidth Product, Gain of 10 to 100	R _{IN} = 50Ω to 200Ω	200	400		MHz
Slew Rate	Unity Gain	R _{IN} = 1 kΩ, C _{comp} = 10 pF	30		V/μs
	Gain of 10 to 100		60		
Amplifier to Amplifier Coupling	f = 100 Hz to 100 kHz, R _L = 1k		-80		dB
Mirror Gain ⁽¹⁾	at 2 mA I _{IN(+)} , I _{SET} = 5 μA, T _A = 25°C	0.9	1.0	1.1	μA/μA
	at 0.2 mA I _{IN(+)} , I _{SET} = 5 μA Over Temp.	0.9	1.0	1.1	μA/μA
	at 20 μA I _{IN(+)} , I _{SET} = 5 μA Over Temp.	0.9	1.0	1.1	μA/μA
ΔMirror Gain ⁽¹⁾	at 20 μA to 0.2 mA I _{IN(+)} Over Temp, I _{SET} = 5 μA		3	5	%
Input Bias Current	Inverting Input, T _A = 25°C		8	15	μA
	Over Temp.			30	μA
Input Resistance (βre)	Inverting Input		2.5		kΩ
Output Resistance	I _{OUT} = 15 mA rms, f = 1 MHz		3.5		Ω

- (1) Mirror gain is the current gain of the current mirror which is used as the non-inverting input. $(A_f = \frac{I_{IN(-)}}{I_{IN(+)}})$ ΔMirror Gain is the % change in A_f for two different mirror currents at any given temperature.

Electrical Characteristics (continued)
 $I_{SET(IN)} = I_{SET(OUT)} = 0.5 \text{ mA}$, $V_{supply} = 12\text{V}$, $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Conditions		Min	Typ	Max	Units
Output Voltage Swing ($R_L = 600\Omega$)	V_{OUT} High	$I_{IN(-)}$ and $I_{IN(+)}$ Grounded	9.5	10.3		V
	V_{OUT} Low	$I_{IN(-)} = 100 \mu\text{A}$, $I_{IN(+)} = 0$		2	50	mV
Output Currents	Source	$I_{IN(-)}$ and $I_{IN(+)}$ Grounded, $R_L = 100\Omega$	16	40		mA
	Sink (Linear Region)	$V_{comp} - 0.5\text{V} = V_{OUT} = 1\text{V}$, $I_{IN(+)} = 0$		4.7		
	Sink (Overdriven)	$I_{IN(-)} = 100 \mu\text{A}$, $I_{IN(+)} = 0$, V_{OUT} Force = 1V	1.5	3		
Supply Current	Non-Inverting Input Grounded, $R_L = \infty$			18.5	22	mA
Power Supply Rejection ⁽²⁾	$f = 120 \text{ Hz}$, $I_{IN(+)}$ Grounded		40	50		dB

 (2) See [Figure 15](#) and [Figure 16](#).

Typical Performance Characteristics





Figure 2.



Note: Shaded area refers to LM359

Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.

Typical Performance Characteristics (continued)





Figure 8.



Note: Shaded area refers to LM359

Figure 9.





Figure 10.



Note: Shaded area refers to LM359

Figure 11.





Figure 12.



Note: Shaded area refers to LM359

Figure 13.

Typical Performance Characteristics (continued)




Figure 14.




Figure 15.




Figure 16.




Figure 17.




Figure 18.




Figure 19.

Typical Performance Characteristics (continued)




Figure 20.




Figure 21.




Figure 22.

Note: Shaded area refers to LM359J/LM359N

APPLICATION HINTS

The LM359 consists of two wide bandwidth, decompensated current differencing (Norton) amplifiers. Although similar in operation to the original LM3900, design emphasis for these amplifiers has been placed on obtaining much higher frequency performance as illustrated in [Figure 23](#).

This significant improvement in frequency response is the result of using a common-emitter/common-base (cascode) gain stage which is typical in many discrete and integrated video and RF circuit designs. Another versatile aspect of these amplifiers is the ability to externally program many internal amplifier parameters to suit the requirements of a wide variety of applications in which this type of amplifier can be used.




Figure 23.

DC BIASING

The LM359 is intended for single supply voltage operation which requires DC biasing of the output. The current mirror circuitry which provides the non-inverting input for the amplifier also facilitates DC biasing the output. The basic operation of this current mirror is that *the current (both DC and AC) flowing into the non-inverting input will force an equal amount of current to flow into the inverting input*. The mirror gain (A_I) specification is the measure of how closely these two currents match. For more details see TI Application Note AN-72 (Literature Number [SNOA666](#)).

DC biasing of the output is accomplished by establishing a reference DC current into the (+) input, $I_{IN}(+)$, and requiring the output to provide the (-) input current. This forces the output DC level to be whatever value necessary (within the output voltage swing of the amplifier) to provide this DC reference current, [Figure 24](#).




Figure 24.

$$V_{O(DC)} = V_{BE(-)} + I_{FB} R_f$$

$$I_{FB} = I_{IN(+)} A_I + I_{b(-)}$$

$$I_{IN(+)} = \frac{V^+ - V_{BE(+)}}{R_b}$$

$I_{b(-)}$ is the inverting input bias current

The DC input voltage at each input is a transistor $V_{BE} (\approx 0.6 V_{DC})$ and must be considered for DC biasing. For most applications, the supply voltage, V^+ , is suitable and convenient for establishing $I_{IN}(+)$. The inverting input bias current, $I_b(-)$, is a direct function of the programmable input stage current (see [OPERATING CURRENT PROGRAMMABILITY \(\$I_{SET}\$ \)](#)) and to obtain predictable output DC biasing set $I_{IN}(+) \geq 10I_b(-)$.

The following figures illustrate typical biasing schemes for AC amplifiers using the LM359:




Figure 25. Biasing an Inverting AC Amplifier

$$A_{V(AC)} = -\frac{R_f}{R_s}$$

$$V_{O(DC)} = V_{BE}(-) + R_f \left[\frac{V^+ - V_{BE}(+)}{R_b} + I_b(-) \right]$$




Figure 26. Biasing a Non-Inverting AC Amplifier

$$A_{V(AC)} = +\frac{R_f}{R_s + r_e}$$

$$V_{O(DC)} = V_{BE}(-) + R_f \left[\frac{V^+ - V_{BE}(+)}{R_b} + I_b(-) \right]$$




Figure 27. nV_{BE} Biasing

$$A_{V(AC)} = -\frac{R_f}{R_s}$$

$$V_{O(DC)} = V_{BE}(-) \left(1 + \frac{R_f}{R_b} \right) + I_b(-)R_f$$

The nV_{BE} biasing configuration is most useful for low noise applications where a reduced input impedance can be accommodated (see [Typical Applications](#) section).

OPERATING CURRENT PROGRAMMABILITY (I_{SET})

The input bias current, slew rate, gain bandwidth product, output drive capability and total device power consumption of both amplifiers can be simultaneously controlled and optimized via the two programming pins $I_{SET(OUT)}$ and $I_{SET(IN)}$.

$I_{SET(OUT)}$

The output set current ($I_{SET(OUT)}$) is equal to the amount of current sourced from pin 1 and establishes the class A biasing current for the Darlington emitter follower output stage. Using a single resistor from pin 1 to ground, as shown in [Figure 28](#), this current is equal to:




Figure 28. Establishing the Output Set Current

$$I_{SET(OUT)} = \frac{V^+ - V_{BE}}{R_{SET(OUT)} + 500\Omega}$$

The output set current can be adjusted to optimize the amount of current the output of the amplifier can sink to drive load capacitance and for loads connected to V^+ . *The maximum output sinking current is approximately 10 times $I_{SET(OUT)}$.* This set current is best used to reduce the total device supply current if the amplifiers are not required to drive small load impedances.

$I_{SET(IN)}$

The input set current $I_{SET(IN)}$ is equal to the current flowing into pin 8. A resistor from pin 8 to V^+ sets this current to be:




Figure 29. Establishing the Input Set Current

$$I_{SET(IN)} = \frac{V^+ - V_{BE}}{R_{SET(IN)} + 500\Omega}$$

$I_{SET(IN)}$ is most significant in controlling the AC characteristics of the LM359 as it directly sets the total input stage current of the amplifiers which determines the maximum slew rate, the frequency of the open loop dominant pole, the input resistance of the (-) input and the biasing current $I_b(-)$. All of these parameters are significant in wide band amplifier design. The input stage current is approximately 3 times $I_{SET(IN)}$ and by using this relationship the following first order approximations for these AC parameters are:

$$\begin{aligned}
 S_{r(\text{MAX})} &= \text{max slew rate} \cong \frac{3 I_{\text{SET(IN)}} (10^{-6})}{C_{\text{comp}}} \text{ (V/}\mu\text{s)} \\
 \text{frequency of} & \\
 \text{dominant pole} &\cong \frac{3 I_{\text{SET(IN)}}}{2\pi C_{\text{comp}} A_{\text{VOL}} (0.026\text{V})} \text{ (Hz)} \\
 \text{input resistance} &= \beta r_e \cong \frac{150 (0.026\text{V})}{3 I_{\text{SET(IN)}}} \text{ (\Omega)}
 \end{aligned}
 \tag{1}$$

where C_{comp} is the total capacitance from the compensation pin (pin 3 or pin 13) to ground, A_{VOL} is the low frequency open loop voltage gain in V/V and an ambient temperature of 25°C is assumed ($KT/q = 26 \text{ mV}$ and $\beta_{\text{typ}} = 150$). $I_{\text{SET(IN)}}$ also controls the DC input bias current by the expression:

$$I_{b(-)} = \frac{3 I_{\text{SET}}}{\beta} \cong \frac{I_{\text{SET}}}{50} \text{ for NPN } \beta = 150
 \tag{2}$$

which is important for DC biasing considerations.

The total device supply current (for both amplifiers) is also a direct function of the set currents and can be approximated by:


$$I_{\text{supply}} \cong 27 \times I_{\text{SET(OUT)}} + 11 \times I_{\text{SET(IN)}}
 \tag{3}$$

with each set current programmed by individual resistors.

PROGRAMMING WITH A SINGLE RESISTOR

Operating current programming may also be accomplished using only one resistor by letting $I_{\text{SET(IN)}}$ equal $I_{\text{SET(OUT)}}$. The programming current is now referred to as I_{SET} and it is created by connecting a resistor from pin 1 to pin 8 (Figure 30).

$$I_{\text{SET}} = \frac{V^+ - 2 V_{\text{BE}}}{R_{\text{SET}} + 1 \text{ k}\Omega} \text{ where } V_{\text{BE}} \cong 0.6\text{V}
 \tag{4}$$



$$I_{\text{SET(IN)}} = I_{\text{SET(OUT)}} = I_{\text{SET}}$$

Figure 30. Single Resistor Programming of I_{SET}

This configuration does not affect any of the internal set current dependent parameters differently than previously discussed except the total supply current which is now equal to:

$$I_{\text{supply}} \cong 37 \times I_{\text{SET}}
 \tag{5}$$

Care must be taken when using resistors to program the set current to prevent significantly increasing the supply voltage above the value used to determine the set current. This would cause an increase in total supply current due to the resulting increase in set current and the maximum device power dissipation could be exceeded. The set resistor value(s) should be adjusted for the new supply voltage.

One method to avoid this is to use an adjustable current source which has voltage compliance to generate the set current as shown in Figure 31.




Figure 31. Current Source Programming of I_{SET}

$$I_{SET} = \frac{67.7 \text{ mV}}{R_{SET}} @25^{\circ}\text{C}$$

This circuit allows I_{SET} to remain constant over the entire supply voltage range of the LM359 which also improves power supply ripple rejection as illustrated in the [Typical Performance Characteristics](#). It should be noted, however, that the current through the LM334 as shown will change linearly with temperature but this can be compensated for (see LM334 data sheet).

Pin 1 must never be shorted to ground or pin 8 never shorted to V^+ without limiting the current to 2 mA or less to prevent catastrophic device failure.


CONSIDERATIONS FOR HIGH FREQUENCY OPERATION

The LM359 is intended for use in relatively high frequency applications and many factors external to the amplifier itself must be considered. Minimization of stray capacitances and their effect on circuit operation are the primary requirements. The following list contains some general guidelines to help accomplish this end:

1. Keep the leads of all external components as short as possible.
2. Place components conducting signal current from the output of an amplifier away from that amplifier's non-inverting input.
3. Use reasonably low value resistances for gain setting and biasing.
4. Use of a ground plane is helpful in providing a shielding effect between the inputs and from input to output. Avoid using vector boards.
5. Use a single-point ground and single-point supply distribution to minimize crosstalk. Always connect the two grounds (one from each amplifier) together.
6. Avoid use of long wires (> 2") but if necessary, use shielded wire.
7. Bypass the supply close to the device with a low inductance, low value capacitor (typically a 0.01 μF ceramic) to create a good high frequency ground. If long supply leads are unavoidable, a small resistor (~10 Ω) in series with the bypass capacitor may be needed and using shielded wire for the supply leads is also recommended.

COMPENSATION

The LM359 is internally compensated for stability with closed loop inverting gains of 10 or more. For an inverting gain of less than 10 and all non-inverting amplifiers (the amplifier always has 100% negative current feedback regardless of the gain in the non-inverting configuration) some external frequency compensation is required because the stray capacitance to ground from the (-) input and the feedback resistor add additional lagging phase within the feedback loop. The value of the input capacitance will typically be in the range of 6 pF to 10 pF for a reasonably constructed circuit board. When using a feedback resistance of 30 k Ω or less, the best method of compensation, without sacrificing slew rate, is to add a lead capacitor in parallel with the feedback resistor with a value on the order of 1 pF to 5 pF as shown in [Figure 32](#).



$C_f = 1 \text{ pF to } 5 \text{ pF}$ for stability

Figure 32. Best Method of Compensation

Another method of compensation is to increase the effective value of the internal compensation capacitor by adding capacitance from the COMP pin of an amplifier to ground. An external 20 pF capacitor will generally compensate for all gain settings but will also reduce the gain bandwidth product and the slew rate. These same results can also be obtained by reducing $I_{SET(IN)}$ if the full capabilities of the amplifier are not required. This method is termed over-compensation.

Another area of concern from a stability standpoint is that of capacitive loading. The amplifier will generally drive capacitive loads up to 100 pF without oscillation problems. Any larger C loads can be isolated from the output as shown in Figure 33. Over-compensation of the amplifier can also be used if the corresponding reduction of the GBW product can be afforded.





Figure 33. Isolating Large Capacitive Loads

In most applications using the LM359, the input signal will be AC coupled so as not to affect the DC biasing of the amplifier. This gives rise to another subtlety of high frequency circuits which is the effective series inductance (ESL) of the coupling capacitor which creates an increase in the impedance of the capacitor at high frequencies and can cause an unexpected gain reduction. Low ESL capacitors like solid tantalum for large values of C and ceramic for smaller values are recommended. A parallel combination of the two types is even better for gain accuracy over a wide frequency range.

AMPLIFIER DESIGN EXAMPLES

The ability of the LM359 to provide gain at frequencies higher than most monolithic amplifiers can provide makes it most useful as a basic broadband amplification stage. The design of standard inverting and non-inverting amplifiers, though different than standard op amp design due to the current differencing inputs, also entail subtle design differences between the two types of amplifiers. These differences will be best illustrated by design examples. For these examples a practical video amplifier with a passband of 8 Hz to 10 MHz and a gain of 20 dB will be used. It will be assumed that the input will come from a 75Ω source and proper signal termination will be considered. The supply voltage is 12 V_{DC} and single resistor programming of the operating current, I_{SET} , will be used for simplicity.

AN INVERTING VIDEO AMPLIFIER



- Basic circuit configuration:
- Determine the required I_{SET} from the characteristic curves for gain bandwidth product. $GBW_{MIN} = 10 \times 10 \text{ MHz} = 100 \text{ MHz}$ For a flat response to 10 MHz a closed loop response to two octaves above 10 MHz (40 MHz) will be sufficient.

$$\text{Actual GBW} = 10 \times 40 \text{ MHz} = 400 \text{ MHz} \quad I_{SET} \text{ required} = 0.5 \text{ mA} \quad R_{SET} = \frac{V^+ - 2V_{BE}}{I_{SET}} - 1 \text{ k}\Omega = \frac{10.8\text{V}}{0.5 \text{ mA}} - 1 \text{ k}\Omega = 20.6 \text{ k}\Omega$$

- Determine maximum value for R_f to provide stable DC biasing $I_{f(MIN)} \geq 10 \times \frac{3 I_{SET}}{\beta} = 100 \mu\text{A}$ minimum DC feedback current Optimum

$$V_{oDC(opt)} = \frac{V_{o(MAX)} - V_{o(MIN)}}{2} + V_{o(MIN)} \approx \frac{(V^+ - 3V_{BE}) - 2 \text{ mV}}{2}$$

$$\text{output DC level for maximum symmetrical swing without clipping is: } V_{oDC(opt)} \approx \frac{12 - 1.8\text{V}}{2} = \frac{10.2\text{V}}{2} = 5.1 \text{ V}_{DC} \quad R_{f(MAX)}$$

$$\text{can now be found: } R_{f(MAX)} = \frac{V_{oDC(opt)} - V_{BE(-)}}{I_{f(MIN)}} = \frac{5.1\text{V} - 0.6\text{V}}{100 \mu\text{A}} = 45 \text{ k}\Omega \quad \text{This value should not be exceeded for predictable DC biasing.}$$

- Select R_s to be large enough so as not to appreciably load the input termination resistance: $R_s \geq 750\Omega$; Let $R_s = 750\Omega$

- Select R_f for appropriate gain: $A_V = -\frac{R_f}{R_s}$ so; $R_f = 10 R_s = 7.5 \text{ k}\Omega$ 7.5 kΩ is less than the calculated $R_{f(MAX)}$ so DC predictability is insured.

- Since $R_f = 7.5\text{k}$, for the output to be biased to 5.1 V_{DC} ,

$$\text{the reference current } I_{IN(+)} \text{ must be: } I_{IN(+)} = \frac{5.1\text{V} - V_{BE(-)}}{R_f} = \frac{5.1\text{V} - 0.6\text{V}}{7.5 \text{ k}\Omega} = 600 \mu\text{A}$$

$$\text{Now } R_b \text{ can be found by: } R_b = \frac{V^+ - V_{BE(+)}}{I_{IN(+)}} = \frac{12 - 0.6}{600 \mu\text{A}} = 19 \text{ k}\Omega$$

- Select C_i to provide the proper gain for the 8 Hz minimum input frequency:

$$C_i \geq \frac{1}{2\pi R_s (f_{low})} = \frac{1}{2\pi (750\Omega) (8 \text{ Hz})} = 26 \mu\text{F} \quad \text{A larger value of } C_i \text{ will allow a flat frequency response down to 8 Hz and a } 0.01 \mu\text{F} \text{ ceramic capacitor in parallel with } C_i \text{ will maintain high frequency gain accuracy.}$$

- Test for peaking of the frequency response and add a feedback "lead" capacitor to compensate if necessary.





Figure 34. Final Circuit Using Standard 5% Tolerance Resistor Values



$V_{o(DC)} = 5.1V$
 Differential phase error $< 1^\circ$ for 3.58 MHz f_{IN}
 Differential gain error $< 0.5\%$ for 3.58 MHz f_{IN}
 $f_{-3\text{ dB low}} = 2.5$ Hz

Figure 35. Circuit Performance


A NON-INVERTING VIDEO AMPLIFIER

For this case several design considerations must be dealt with.

- The output voltage (AC and DC) is strictly a function of the size of the feedback resistor and the sum of AC and DC "mirror current" flowing into the (+) input.
- The amplifier always has 100% current feedback so external compensation is required. Add a small (1 pF–5 pF) feedback capacitance to leave the amplifier's open loop response and slew rate unaffected.
- To prevent saturating the mirror stage the total AC and DC current flowing into the amplifier's (+) input should be less than 2 mA.
- The output's maximum negative swing is one diode above ground due to the V_{BE} diode clamp at the (-) input.

DESIGN EXAMPLE

$e_{IN} = 50 \text{ mV (MAX)}$, $f_{IN} = 10 \text{ MHz (MAX)}$, desired circuit BW = 20 MHz, $A_V = 20 \text{ dB}$, driving source impedance = 75Ω , $V^+ = 12\text{V}$.



1. Basic circuit configuration:
2. Select I_{SET} to provide adequate amplifier bandwidth so that the closed loop bandwidth will be determined by R_f and C_f . To do this, the set current should program an amplifier open loop gain of at least 20 dB at the desired closed loop bandwidth of the circuit. For this example, an I_{SET} of 0.5 mA will provide 26 dB of open loop gain at 20 MHz which will be sufficient. Using single resistor programming for

$$R_{SET} = \frac{V^+ - 2V_{BE}}{I_{SET}} - 1 \text{ k}\Omega = 20.6 \text{ k}\Omega$$

3. Since the closed loop bandwidth will be determined by R_f and C_f ($f_{-3\text{dB}} = \frac{1}{2\pi R_f C_f}$) to obtain a 20 MHz bandwidth, both R_f and C_f should be kept small. It can be assumed that C_f can be in the range of 1 pF to 5 pF for carefully constructed circuit boards to insure stability and allow a flat frequency response. This will limit the

$$\frac{1}{2\pi \cdot 5 \text{ pF} \cdot 20 \text{ MHz}} \leq R_f \leq \frac{1}{2\pi \cdot 1 \text{ pF} \cdot 20 \text{ MHz}}$$

value of R_f to be within the range of: or $1.6 \text{ k}\Omega \leq R_f \leq 7.96 \text{ k}\Omega$
 must be 10 times $R_s + r_e$ where r_e is the mirror diode resistance.

Also, for a closed loop gain of +10, R_f

4. So as not to appreciably load the 75Ω input termination resistance the value of $(R_s + r_e)$ is set to 750Ω .
5. For $A_V = 10$; R_f is set to $7.5 \text{ k}\Omega$.

$$V_{\text{DC(opt)}} = \frac{V_{\text{O(MAX)}} - V_{\text{O(MIN)}}}{2} + V_{\text{O(MIN)}}$$

$$= \frac{(12 - 1.8)\text{V} - 0.6\text{V}}{2} + 0.6\text{V} = 5.4 \text{ V}_{\text{DC}}$$

6. The optimum output DC level for symmetrical AC swing is:

$$I_{\text{FB}} = \frac{V_{\text{DC(opt)}} - V_{\text{BE(-)}}}{R_f} = \frac{5.4\text{V} - 0.6\text{V}}{7.5\text{k}}$$

7. The DC feedback current must be: $= 640 \mu\text{A} = I_{\text{IN}(+)}$ DC biasing predictability will be insured because $640 \mu\text{A}$ is greater than the minimum of $I_{SET}/5$ or $100 \mu\text{A}$.

8. For gain accuracy the total AC and DC mirror current should be less than 2 mA. For this example the

maximum AC mirror current will be: $\frac{\pm e_{\text{in peak}}}{R_s + r_e} = \frac{\pm 50 \text{ mV}}{750\Omega} = \pm 66 \mu\text{A}$ therefore the total mirror current range will be 574 μA to $706 \mu\text{A}$ which will insure gain accuracy.

9. R_b can now be found: $R_b = \frac{V^+ - V_{\text{BE}(+)}}{I_{\text{IN}(+)}} = \frac{12 - 0.6}{640 \mu\text{A}} = 17.8 \text{ k}\Omega$

10. Since $R_s + r_e$ will be 750Ω and r_e is fixed by the DC mirror current to be: $r_e = \frac{KT}{q I_{\text{IN}(+)}} = \frac{26 \text{ mV}}{640 \mu\text{A}} \cong 40\Omega$ at 25°C R_s must be $750\Omega - 40\Omega$ or 710Ω which can be a 680Ω resistor in series with a 30Ω resistor which are standard 5% tolerance resistor values.

11. As a final design step, C_i must be selected to pass the lower passband frequency corner of 8 Hz for this

example. $C_i = \frac{1}{2\pi(R_s + r_e)f_{low}} = \frac{1}{2\pi(750\Omega)(8\text{ Hz})} = 26.5\ \mu\text{F}$
 A larger value may be used and a 0.01 μF ceramic capacitor in parallel with C_i will maintain high frequency gain accuracy.





Figure 36. Final Circuit Using Standard 5% Tolerance Resistor Values



$V_{o(DC)} = 5.4\text{V}$
 Differential phase error $< 0.5^\circ$
 Differential gain error $< 2\%$
 $f_{-3\text{ dB low}} = 2.5\text{ Hz}$

Figure 37. Circuit Performance

GENERAL PRECAUTIONS

The LM359 is designed primarily for single supply operation but split supplies may be used if the negative supply voltage is well regulated as the amplifiers have no negative supply rejection.

The total device power dissipation must always be kept in mind when selecting an operating supply voltage, the programming current, I_{SET} , and the load resistance, particularly when DC coupling the output to a succeeding stage. To prevent damaging the current mirror input diode, the mirror current should always be limited to 10 mA, or less, which is important if the input is susceptible to high voltage transients. The voltage at any of the inputs must not be forced more negative than -0.7V without limiting the current to 10 mA.

The supply voltage must never be reversed to the device; however, plugging the device into a socket backwards would then connect the positive supply voltage to the pin that has no internal connection (pin 5) which may prevent inadvertent device failure.

Typical Applications

DC Coupled Inputs




Figure 38. Inverting

$$V_{o(DC)} = \left[\frac{V^+ - V_{BE(+)} }{R_b} - \frac{V_{IN(DC)} - V_{BE(-)} }{R_s} \right] R_f + V_{BE(-)}$$

$$A_{V(AC)} = \frac{R_f}{R_s}$$




Figure 39. Non-Inverting

$$V_{o(DC)} = V_{BE(-)} + \frac{(V_{IN(DC)} - V_{BE(+)}) R_f}{R_s}$$

$$A_{V(AC)} = + \frac{R_f}{R_s + r_{e(+)}}$$

- Eliminates the need for an input coupling capacitor
- Input DC level must be stable and can exceed the supply voltage of the LM359 provided that maximum input currents are not exceeded.





Figure 40. Noise Reduction using nV_{BE} Biasing



- R1 and C2 provide additional filtering of the negative biasing supply

Figure 41. nV_{BE} Biasing with a Negative Supply






Figure 42. Typical Input Referred Noise Performance



- FET input voltage mode op amp
- For $A_V = +1$; $BW = 40$ MHz, $S_r = 60$ V/ μ s; $C_C = 51$ pF
- For $A_V = +11$; $BW = 24$ MHz, $S_r = 130$ V/ μ s; $C_C = 5$ pF
- For $A_V = +100$; $BW = 4.5$ MHz, $S_r = 150$ V/ μ s; $C_C = 2$ pF
- V_{OS} is typically <25 mV; 100Ω potentiometer allows a V_{OS} adjust range of $\approx \pm 200$ mV
- Inputs must be DC biased for single supply operation


Figure 43. Adding a JFET Input Stage



D1 ~ RCA N-Type Silicon P-I-N Photodiode

- Frequency response of greater than 10 MHz
- If slow rise and fall times can be tolerated the gate on the output can be removed. In this case the rise and the fall time of the LM359 is 40 ns.
- $T_{PDL} = 45$ ns, $T_{PDH} = 50$ ns - T²L output

Figure 44. Photo Diode Amplifier




$$\text{For } V_{O1} = V_{O2} = \frac{V^+}{2}, \quad \frac{R3}{R2} = \frac{V^+ - 2\phi}{2(V^+ - \phi)}, \quad \frac{R6}{R5} = \frac{V^+ - 2\phi}{\phi} \text{ where } \phi \approx 0.6V$$

$$A_V = \frac{R3}{R1} \left(\frac{R6}{R4} + 1 \right)$$

- 1 MHz–3 dB bandwidth with gain of 10 and 0 dbm into 600Ω
- 0.3% distortion at full bandwidth; reduced to 0.05% with bandwidth of 10 kHz
- Will drive $C_L = 1500$ pF with no additional compensation, ± 0.01 μF with $C_{comp} = 180$ pF
- 70 dB signal to noise ratio at 0 dbm into 600Ω, 10 kHz bandwidth

Figure 45. Balanced Line Driver



$$V_{O(DC)} = \frac{R4}{R3} (V^+ - \phi) \text{ where } \phi = 0.6V$$


$$A_V = \frac{R4}{R1} \text{ for } R1 = R2$$

- CMRR is adjusted for max at expected CM input signal

$$R6 \approx \frac{R5}{5}, \text{ for } R5 = 100 \text{ k}\Omega$$

- Wide bandwidth
- 70 dB CMRR typ
- Wide CM input voltage range

Figure 46. Difference Amplifier



$$f_o = \frac{V_{IN} - \phi}{4 C \Delta V R1}$$


$$\text{where: } R2 = 2R1$$

$$\phi = \text{amplifier input voltage} = 0.6V$$

$$\Delta V = \text{DM7414 hysteresis, typ } 1V$$

- 5 MHz operation
- T²L output


Figure 47. Voltage Controlled Oscillator



- Up to 5 MHz operation
- T²L compatible input


All diodes = 1N914

Figure 48. Phase Locked Loop




$f = 1 \text{ MHz}$
 Output is TTL compatible
 Frequency is adjusted by R1 & C ($R1 \ll R2$)

Figure 49. Squarewave Generator




Output is TTL compatible
 Duty cycle is adjusted by R1
 Frequency is adjusted by C
 $f = 1 \text{ MHz}$
 Duty cycle = 20%

Figure 50. Pulse Generator



$V_o = 500 \text{ mVp-p}$
 $f = 9.1 \text{ MHz}$
 $\text{THD} < 2.5\%$

Figure 51. Crystal Controlled Sinewave Oscillator



- The high speed of the LM359 allows the center frequency Q_o product of the filter to be: $f_o \times Q_o \leq 5 \text{ MHz}$
- The above filter(s) maintain performance over wide temperature range
- One half of LM359 acts as a true non-inverting integrator so only 2 amplifiers (instead of 3 or 4) are needed for the biquad filter structure


Figure 52. High Performance 2 Amplifier Biquad Filter(s)

Table 1. DC Biasing Equations for $V_{O1(DC)} \approx V_{O2(DC)} \approx V^+/2$

Type I	$\frac{2 V_{IN(DC)}}{V^+ (R_{i2})} + \frac{1}{R} + \frac{1}{R_Q} = \frac{2}{R_b}; R_1 = 2R$
Type II	$\frac{1}{R} + \frac{1}{R_Q} = \frac{2}{R_b}; R_1 = 2R$
Type III	$\frac{1}{R} + \frac{1}{R_Q} = \frac{2}{R_b}; R_1 = \frac{V_{IN(DC)}}{V^+ (R_{i1})} + \frac{1}{2R}$

Table 2. Analysis and Design Equations


Type	V_{O1}	V_{O2}	C_i	R_{i2}	R_{i1}	f_o	Q_o	$f_z(\text{notch})$	$H_o(\text{LP})$	$H_o(\text{BP})$	$H_o(\text{HP})$	$H_o(\text{BR})$
I	BP	LP	O	R_{i2}	∞	$1/2\pi RC$	R_Q/R	—	R/R_{i2}	R_Q/R_{i2}	—	—
II	HP	BP	C_i	∞	∞	$1/2\pi RC$	R_Q/R	—	—	$R_Q C_i / RC$	C_i / C	—
III	Notch/ BR	—	C_i	∞	R_{i1}	$1/2\pi RC$	R_Q/R	$1/2\pi\sqrt{RR_i}CC_i$	—	—	—	$H_o \Big _{f \rightarrow \infty} = C_i / C$ $H_o \Big _{f \rightarrow 0} = C / R_i$



V2 output is TTL compatible
 R2 adjusts for symmetry of the triangle waveform
 Frequency is adjusted with R5 and C

Figure 53. Triangle Waveform Generator



Schematic Diagram



REVISION HISTORY

Changes from Revision D (March 2013) to Revision E	Page
• Changed layout of National Data Sheet to TI format	27

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM359M/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM359M	
LM359MX	NRND	SOIC	D	14	2500	TBD	Call TI	Call TI	0 to 70	LM359M	
LM359MX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM359M	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM359MX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LM359MX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM359MX	SOIC	D	14	2500	367.0	367.0	35.0
LM359MX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AB.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.