SLOS214C - OCTOBER 1998 - REVISED MARCH 2007

- Separate Low Noise Preamp and PGA Stages
- Shutdown Control
- Preamp Features
 - Low Voltage Noise . . . 1.7 nV/√Hz
 - Accessible Output Pin for External Filtering
 - Voltage Feedback, G_{min} = −1, 2
 - 100 MHz Bandwidth (-3 dB)

- PGA Features
 - Digitally Programmable Gain
 - -22 dB to 20 dB Gain/Attenuation Range
 - 6 dB Step Resolution
 - Output Clamp Protection
 - 70 MHz Bandwidth (-3 dB)
 - 175 V/μs Slew Rate
- Wide Supply Range ±4.5 V to ±16 V
- PowerPAD™ Package for Enhanced Thermal Performance

description

The THS7001 (single) and THS7002 (dual) are high-speed programmable-gain amplifiers, ideal for applications where load impedance can often vary. Each channel on this device consists of a separate low-noise input preamp and a programmable gain amplifier (PGA). The preamp is a voltage-feedback amplifier offering a low 1.7-nV/\dot{Hz} voltage noise with a 100-MHz (-3 dB) bandwidth. The output pin of the preamp is accessible so that filters can be easily added to the amplifier.

The 3-bit digitally-controlled PGA provides a -22-dB to 20-dB attenuation/gain range with a 6-dB step resolution. In addition, the PGA provides both high and low output clamp protection to prevent the output signal from swinging outside the common-mode input range of an analog-to-digital converter. The PGA provides a wide 70-MHz (-3 dB) bandwidth, which remains relatively constant over the entire gain/attenuation range. Independent shutdown control is also provided for power conservation and multiplexing. These devices operate over a wide ± 4.5 -V to ± 16 -V supply voltage range.




Figure 1. THS7001 Block Diagram



CAUTION: The THS7001 and THS7002 provides ESD protection circuitry. However, permanent damage can still occur if this device is subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments Incorporated



THS7001 PWP PACKAGE (TOP VIEW)



THS7002 PWP PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

	NUMBER OF	PACKAGED DEVICES	EVALUATION.
TA	NUMBER OF CHANNELS	PowerPAD PLASTIC TSSOP (PWP)	EVALUATION MODULE
000 to 7000	1	THS7001CPWP	THS7001EVM
0°C to 70°C	2	THS7002CPWP	THS7002EVM
400C to 050C	1	THS7001IPWP	_
-40°C to 85°C	2	THS7002IPWP	_

block diagram




Figure 2. THS7002 Dual Channel PGA

input preamp

To achieve the minimum input equivalent noise required for very small input signals, the input preamp is configured as a classic voltage feedback amplifier with a minimum gain of 2 or –1. The output of the preamp is accessible, allowing for adjustment of gain using external resistors and for external filtering between the preamp and the PGA.

programmable gain amplifier (PGA)

The PGA is an inverting, programmable gain amplifier. The gain is digitally programmable using three control bits (TTL-compatible terminals) that are encoded to provide eight distinct levels of gain/attenuation. Nominal gain/attenuation is shown in Table 1.

PGA GAIN PGA GAIN G_2 G_0 G_1 (dB) (V/V) -22 0.08 0 0 0 -16 0 0 1 0.16 0 -10 0.32 0 -4 0.63 0 1 1 2 1 0 0 1.26 1 0 1 8 2.52 0 14 5.01 1 1 1 1 1 20 10.0

Table 1. Nominal Gain/Attenuation

SLOS214C - OCTOBER 1998 - REVISED MARCH 2007

output clamping

Output clamping for both upper (V_H) and lower (V_L) levels for the PGAs is provided. There is only one terminal for the positive output clamp and one for the negative output clamp for both channels.

shutdown control

The SHDN terminals allow for powering down the internal circuitry for power conservation or for multiplexing. Separate shutdown controls are available for each channel. The control levels are TTL compatible.

absolute maximum ratings over operating free-air temperature (see Notes 1 and 2)

Supply voltage, V _{CC}	
Input voltage, V _I	±V _{CC}
Output current, IO (preamp) (see Note 1)	150 mA
I _O (PGA) (see Note 1)	
Differential input voltage, V _{ID}	±4 V
Total continuous power dissipation at (or below) T _A = 25°C (see Note 2): THS7001	3.83 W
THS7002	4.48 W
Maximum junction temperature, T _J	150°C
Operating free-air temperature, T _A :C-suffix	0°C to 70°C
I-suffix	–40°C to 85°C
Storage temperature, T _{stq}	–65°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The THS7001 and THS7002 incorporates a PowerPAD on the underside of the chip. The PowerPAD acts as a heatsink and must be connected to a thermal dissipation plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature, which could permanently damage the device. See the *Thermal Information* section of this document for more information about PowerPAD technology.
 - 2. For operation above T_A = 25°C, derate the THS7001 linearly to 2 W at the rate of 30.6 mW/°C and derate the THS7002 linearly to 2.33 W at the rate of 35.9 mW/°C.

recommended operating conditions

		MIN	NOM N	/IAX	UNIT
Preamp supply voltage, V _{CC+} and V _{CC-}	Split supply	±4.5		±16	V
PGA supply voltage, V _{CC+} and V _{CC-}	Split supply	±4.5‡		±16	V
Operating free six temperature T	C-suffix	0		70	°C
Operating free-air temperature, T _A	I-suffix	-40		85	°C

[‡]PGA minimum supply voltage **must be** less than or equal to preamp supply voltage.



SLOS214C - OCTOBER 1998 - REVISED MARCH 2007

preamp electrical characteristics, G = 2, T_A = 25°C, R_L = 150 Ω , (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS†	MIN	TYP	MAX	UNIT
Vсс	Supply voltage operating range	Split supply		±4.5		±16.5	V
		D. 4160	$V_{CC} = \pm 5 \text{ V}$	±3.6	±3.8		
\/	Maximum autout valtage aving	$R_L = 1 k\Omega$	V _{CC} = ±15 V	±13	±13.6		V
VOM	Maximum output voltage swing	$R_L = 150 \Omega$	V _{CC} = ±5 V	±3.5	±3.7		V
		$R_L = 250 \Omega$	V _{CC} = ±15 V	±11	±12.6		
\/. a	Input offset voltage	V _{CC} = ±5 V or ±15 V	T _A = 25°C		1	5	mV
VIO	input onset voitage	ACC = ∓2 A QI ∓12 A	T _A = full range			7	IIIV
	Input offset voltage drift				10		μV/°C
.,	Occurred to be a self-order to the self-order	$V_{CC} = \pm 5 \text{ V}$		±3.8	±4.2		
VICR	Common-mode input voltage range	$V_{CC} = \pm 15 \text{ V}$		±13.8	±14		V
	0	D 00.0	V _{CC} = ±5 V	40	70		
IO	Output current (see Note 3)	$R_L = 20 \Omega$	V _{CC} = ±15 V	60	95		mA
loc	Short-circuit output current (see Note 3)	V _{CC} = ±15 V			120		mA
		V 15V 145V	T _A = 25°C		2.5	6	
I _{IB}	Input bias current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			8	μΑ
		V 15V 145V	T _A = 25°C		30	175	
ΙO	Input offset current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			400	nA
	Input offset current drift				0.3		nA/°C
		$V_{CC} = \pm 5 \text{ V},$	T _A = 25°C	80	89		
01400		$V_{IC} = \pm 2.5 \text{ V}$	T _A = full range	78			dB
CMRR	Common-mode rejection ratio	$V_{CC} = \pm 15 \text{ V},$	T _A = 25°C	80	88		
		$V_{IC} = \pm 12 \text{ V}$	T _A = full range	78			
			T _A = 25°C	85	100		
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range	80			dB
R _I	Input resistance				1		MΩ
Cl	Input capacitance				1.5		pF
RO	Output resistance	Open loop			13		Ω
			T _A = 25°C		5.5	7	
		$V_{CC} = \pm 5 \text{ V}$	T _A = full range			8	mA
ICC	Quiescent current (per channel)	v=v	T _A = 25°C		7	8	
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range			9	

 $^{^\}dagger$ Full range for the THS7001/02C is 0°C to 70°C. Full range for the THS7001/022I is $-40^\circ C$ to 85°C.

NOTE 3: A heatsink may be required to keep the junction temperature below absolute maximum when an output is heavily loaded or shorted. (See absolute maximum ratings and thermal information section.)

SLOS214C - OCTOBER 1998 - REVISED MARCH 2007

preamp operating characteristics, G = 2, T_A = 25°C, R_L = 150 Ω , (unless otherwise noted)

	PARAMETER	TEST CONDI	TIONS [†]	MIN TYP MAX	UNIT	
SR	Slew rate (see Note 4)	G = -1	$V_O = \pm 2 V$, $V_{CC} = \pm 5 V$	65	- V/μs	
SK	Siew rate (see Note 4)	G = -1	$V_{O} = \pm 10 \text{ V},$ $V_{CC} = \pm 15 \text{ V}$	85	ν/μ5	
	Settling time to 0.1%		$V_{CC} = \pm 5 \text{ V}$	85		
	Settling time to 0.1%	G = −1,	$V_{CC} = \pm 15 \text{ V}$	70	ns	
t _S	Settling time to 0.01%	5 V Step	$V_{CC} = \pm 5 \text{ V}$	95	115	
	Settling time to 0.01%		V _{CC} = ±15 V	90		
THD	Total harmonic distortion	$V_{CC} = \pm 15 \text{ V}, V_{O(PP)} = 2 \text{V}$	$f_C = 1 \text{ MHz},$ $R_L = 250 \Omega$	-88	dBc	
٧n	Input noise voltage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz	1.7	nV/√Hz	
In	Input noise current	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 10 kHz	0.9	pA/√ Hz	
DIM	Occall almost be a dividite (O dD)	$V_{O(PP)} = 0.4V,$	$V_{CC} = \pm 5 \text{ V}$	85		
BW	Small-signal bandwidth (–3 dB)	G = 2	$V_{CC} = \pm 15 \text{ V}$	100	MHz	
	Bandwidth for 0.1 dB flatness	$V_{O(PP)} = 0.4V,$	$V_{CC} = \pm 5 \text{ V}$	35	MHz	
	Bandwidth for 0.1 dB flathess	G = 2	$V_{CC} = \pm 15 \text{ V}$	45	IVITZ	
	Full namer handwidth (and Note E)	$V_{CC} = \pm 5 V$,	$V_O = 5 V_{O(PP)}$	4.1	MHz	
	Full power bandwidth (see Note 5)	$V_{CC} = \pm 15 \text{ V},$	$V_O = 20 V_{O(PP)}$	1.4	IVITZ	
۸۰	Differential gain error	G = 2, 100 IRE,	$V_{CC} = \pm 5 \text{ V}$	0.02%		
AD	Differential gain error	NTSC	$V_{CC} = \pm 15 \text{ V}$	0.02%		
Λ-	Differential phase error	G = 2, 100 IRE,	$V_{CC} = \pm 5 \text{ V}$	0.01°		
φD	Differential phase entit	NTSC	$V_{CC} = \pm 15 \text{ V}$	0.01°		
		$V_{CC} = \pm 5 \text{ V},$ $V_{O} = \pm 2.5 \text{ V},$	T _A = 25°C	85 89		
	Open loop gain	$V_{U} = \pm 2.3 \text{ V},$ $R_{L} = 1 \text{ k}\Omega$	T _A = full range	83	dB	
		$V_{CC} = \pm 15 \text{ V},$	T _A = 25°C	86 91		
		$V_O = \pm 10 \text{ V}, R_L = 1 \text{ k}\Omega$	T _A = full range	84		
	Channel-to-channel crosstalk (THS7002)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 1 MHz	-85	dB	

[†] Full range for the THS7001/02C is 0°C to 70°C. Full range for the THS7001/02I is -40°C to 85°C.

NOTES: 4. Slew rate is measured from an output level range of 25% to 75%.

shutdown electrical characteristics

	PARAMETER		TEST CO	MIN	TYP	MAX	UNIT	
I _{CC(standby)}		Dunganan		$V_{CC} = \pm 5 \text{ V}$		0.2	0.3	
	Standby current, disabled (per channel)	Preamp	V _{I(SHDN)} = 2.5 V	$V_{CC} = \pm 15 \text{ V}$		0.65	8.0	0.8 mA
	(por oriention)	PGA	, ,	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		0.8	1.2	
VIH(SHDN)	(IH(SHDN) Shutdown voltage for power up			Van 15 Van 145 V Bolotina to CND			8.0	V
VIL(SHDN)	Shutdown voltage for power	down	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	Relative to GND	2			V
IH(SHDN)	Shutdown input current high		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _{I(SHDN)} = 5 V		300	400	μΑ
I _{IL} (SHDN) Shutdown input current low		$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	V _{I(SHDN)} = 0.5 V		25	50	μΑ	
t _{dis} Disable time [†]			$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	Preamp and PGA		100		ns
t _{en}	- 11 e +			Preamp and PGA		1.5		μs

[†] Disable time and enable time are defined as the interval between application of the logic signal to SHDN and the point at which the supply current has reached half its final value.



^{5.} Full power bandwidth = slew rate/ $2\pi \text{ V}_{(PP)}$.

SLOS214C - OCTOBER 1998 - REVISED MARCH 2007

PGA electrical characteristics, T_A = 25°C, Gain = 2 dB, R_L = 1 k Ω , (unless otherwise noted)

	PARAMETER	TEST COND	TEST CONDITIONS†			MAX	UNIT
Vcc	Supply voltage range	Split supply		±4.5‡		±16.5	V
V	Mandana and and and and and and	D 410	$V_{CC} = \pm 5 V$	±3.6	±4.1		.,
VOM	Maximum output voltage swing	$R_L = 1 \text{ k}\Omega$	V _{CC} = ±15 V	±13.2	±13.8		V
	land offertualte re	V 15 V on 145 V	T _A = 25°C		2	9	\/
VIO	Input offset voltage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			11	mV
	Input offset voltage drift				10		μV/°C
	Defended Sandralland	V _{CC} = ±5 V		±3.8	±4.0		.,
	Reference input voltage range	V _{CC} = ±15 V	V _{CC} = ±15 V				V
	Least his a summer to fraction and to make a D	V 15.V 25.145.V	T _A = 25°C		1	2	
lΒ	Input bias current (reference terminal)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range			3	μΑ
IO	Output current	$R_L = 20 \Omega$	$V_{CC} = \pm 5 \text{ V}$	30	50		mA
los	Short-circuit output current				80		mA
DCDD	Davier events rejection action	V 1514 14514	T _A = 25°C	75	82		dB
PSRR	Power supply rejection ratio	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range	72			
		Gain = 20 dB	Gain = 20 dB		0.27		1.0
RI	Input resistance	Gain = -22 dB	Gain = −22 dB				kΩ
RO	Output resistance	Open loop			20		Ω
		.5.7	T _A = 25°C		4.8	6	
 .		$V_{CC} = \pm 5 \text{ V}$	T _A = full range			7	mA
ICC	Quiescent supply current (per channel)	V 145.V	T _A = 25°C		5	7	
		$V_{CC} = \pm 15 \text{ V}$	T _A = full range			8	

[†] Full range for the THS7001/02C is 0°C to 70°C. Full range for the THS7001/02I is -40°C to 85°C.

output limiting characteristics

PARAMETER	1	EST CONDITIONS	ş†	MIN	TYP	MAX	UNIT
	$V_{CC} = \pm 15 \text{ V},$	V _H = 10 V,	T _A = 25°C		±250	±300	
Claura	$V_I = \pm 10 \text{ V},$ Gain = 2 dB	$V_{L} = -10 \text{ V},$	T _A = full range			±350	\/
Clamp accuracy	$V_{CC} = \pm 5 \text{ V},$	V _H = 2 V,	T _A = 25°C		±50	±80	mV
	$V_I = \pm 2.5 \text{ V},$ Gain = 2 dB	V _L = −2 V,	T _A = full range			±100	
	$V_{CC} = \pm 15 \text{ V},$ $V_{I} = \pm 10 \text{ V},$	$V_H = 10 V$, t_r and $t_f = 1 ns$	V _L = −10 V,		0.5%		
Clamp overshoot	$V_{CC} = \pm 5 \text{ V},$ $V_{I} = \pm 2.5 \text{ V},$	$V_H = 2 V$, t_r and $t_f = 1 ns$	V _L = −2 V,		0.3%		
	$V_{CC} = \pm 15 \text{ V},$ $V_{I} = \pm 10 \text{ V}$	V _H = 10 V,	V _L = −10 V,		7		
Overdrive recovery time	$V_{CC} = \pm 5 \text{ V},$ $V_{I} = \pm 2.5 \text{ V}$	V _H = 2 V,	V _L = 2 V,		6		ns
Clamp input bias current	V _O = 3.3 V,	V _L = 3.3 V,	T _A = 25°C		1	5	^
Clamp input bias current	V _H = 3.3 V		T _A = full range			8	μΑ

[†] Full range for the THS7002C is 0°C to 70°C. Full range for the THS7002I is -40°C to 85°C.



[‡] PGA minimum supply voltage **must be** less than or equal to preamp supply voltage.

SLOS214C - OCTOBER 1998 - REVISED MARCH 2007

PGA electrical characteristics, $T_A = 25$ °C, Gain = 2 dB, $R_L = 1$ k Ω , (unless otherwise noted) (continued)

digital gain characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
٧ _{IH}	High-level input voltage	Deletive to OND	2			V
V _{IL}	Low-level input voltage	Relative to GND			0.8	V
lн	High-level input current	V _{IH} = 5 V		20	100	nA
Ι _Ι L	Low-level input current (sink current)	V _{IL} = 0.5 V		0.9	2	μΑ
t _d	Gain-change delay time [†]	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$		2		μs

[†] Gain-change delay time is the time needed to reach 90% of its final gain value.

PGA operating characteristics, $T_A = 25$ °C, Gain = 2 dB, $R_L = 1$ k Ω , (unless otherwise noted)


	PARAMETER	TEST CONDI	TIONS†	MIN	TYP	MAX	UNIT	
0.0	Olassanta (ana Nata 4)	$V_{CC} = \pm 5 \text{ V},$	V _O = ±2.5 V		160		\// -	
SR	Slew rate (see Note 4)	$V_{CC} = \pm 15 \text{ V},$	V _O = ±10 V	175			V/μs	
	0-111-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	5 V 01-2	$V_{CC} = \pm 15 \text{ V}$		125			
t _S	Settling time to 0.1%	5 V Step	$V_{CC} = \pm 5 \text{ V}$		120		ns	
THD	Total harmonic distortion	$V_{CC} = \pm 15 \text{ V},$ $f_C = 1 \text{ MHz},$	$V_{O(PP)}= 2 V$, Gain = 8 dB		-69		dBc	
		Gain = 20 dB,	$V_{CC} = \pm 15 \text{ V}$		65			
		$V_{O(PP)} = 0.4 V$	$V_{CC} = \pm 5 \text{ V}$		60			
DW	Concl. pignal bandwidth (2 dD)	Gain = 2 dB,	$V_{CC} = \pm 15 \text{ V}$		75		N 41 1-	
BW	Small-signal bandwidth (–3 dB)	$V_{O(PP)} = 0.4 V$	$V_{CC} = \pm 5 \text{ V}$		70		MHz	
		Gain = -22 dB ,	$V_{CC} = \pm 15 \text{ V}$		80			
		$V_{O(PP)} = 0.4 \text{ V}$	$V_{CC} = \pm 5 V$		70			
	Bandwidth for 0.1 dB flatness	Gain = 2 dB,	$V_{CC} = \pm 15 \text{ V}$		20		MHz	
	Dandwidth for 0.1 db flatfless	$V_{O(PP)} = 0.4 \text{ V}$	$V_{CC} = \pm 5 \text{ V}$		18		IVITIZ	
	Full power bandwidth (see Note 5)	$V_{O(PP)} = 5 V$	$V_{CC} = \pm 5 \text{ V}$		10		MHz	
	r un power bandwidth (see Note 3)	$V_{O(PP)} = 20 \text{ V},$	V _{CC} = ±15 V	2.8			IVII IZ	
AD	Differential gain error	G = 8 dB, 100 IRE,	$V_{CC} = \pm 5 \text{ V}$		0.04%			
۸D	Differential gain entiti	NTSC, $R_L = 150 \Omega$	$V_{CC} = \pm 15 \text{ V}$	0.04%				
φD	Differential phase error	G = 8 dB, ± 100 IRE,	$V_{CC} = \pm 15 \text{ V}$		0.07		0	
Ψυ	Differential phase entit	NTSC, $R_L = 150 \Omega$	$V_{CC} = \pm 5 V$		0.09			
	Gain accuracy (see Note 6)	Gain = -22 dB to 20 dB, All 8 steps,	T _A = 25°C	-7.5%	0%	7.5%		
	Calif accuracy (see Note o)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range	-8.5%		8.5%		
	Channel-to-channel gain accuracy	Gain = -22 dB to 20 dB, All 8 steps,	T _A = 25°C	-5.5%	0%	5.5%		
	(THS7002 only) (see Note 7)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V}$	T _A = full range	-6.5%		6.5%		
\/	Input referred point valtage	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	Gain = 20 dB		10		nV/√ Hz	
V _n	Input referred noise voltage	f = 10 kHz	Gain = -22 dB		500		nv/∀HZ	
	PGA channel-to-channel crosstalk (THS7002 only)	$V_{CC} = \pm 5 \text{ V or } \pm 15 \text{ V},$	f = 1 MHz		-77		dB	


†Full range for the THS7001/02C is 0°C to 70°C. Full range for the THS7001/02I is -40°C to 85°C.


NOTES: 4. Slew rate is measured from an output level range of 25% to 75%.


- 5. Full power bandwidth = slew rate/2π V_{PEAK}
 6. Specified as -100 × (output voltage (input voltage × gain))/(input voltage × gain)
- 7. Specified as 100 × (output voltage B- output voltage A)/output voltage A






















CLOSED-LOOP OUTPUT


















































PGA CHANNEL-TO-CHANNEL




NORMALIZED PGA GAIN













PGA SLEW RATE


TYPICAL CHARACTERISTICS





































theory of operation

Each section of the THS7001 and THS7002 consists of a pair of high speed operational amplifiers configured in a voltage feedback architecture. They are built using a 30-V, dielectrically isolated, complementary bipolar process with NPN and PNP transistors possessing f_{TS} of several GHz. This results in exceptionally high performance amplifiers that have a wide bandwidth, high slew rate, fast settling time, and low distortion. A simplified schematic of the preamplifiers are shown in Figure 51.




Figure 51. Pre-Amp Simplified Schematic

noise calculations and noise figure

Noise can cause errors on very small signals. This is especially true for the preamplifiers, which typically amplify small signals. The noise model is shown in Figure 52. This model includes all of the noise sources as follows:

- $e_n = \text{amplifier internal voltage noise } (nV/\sqrt{Hz})$
- IN+ = noninverting current noise (pA/ $\sqrt{\text{Hz}}$)
- IN- = inverting current noise (pA/ $\sqrt{\text{Hz}}$)
- e_{Rx} = thermal voltage noise associated with each resistor (e_{Rx} = 4 kTR_x)

noise calculations and noise figure (continued)




Figure 52. Noise Model

The total equivalent input noise density (eni) is calculated by using the following equation:

$$e_{ni} = \sqrt{(e_n)^2 + (IN + \times R_S)^2 + (IN - \times (R_F \| R_G))^2 + 4 kTR_S + 4 kT(R_F \| R_G)}$$
(1)

Where:

 $k = Boltzmann's constant = 1.380658 \times 10^{-23}$

T = temperature in degrees Kelvin (273 +°C)

 $R_F \parallel R_G = \text{parallel resistance of } R_F \text{ and } R_G$

To get the equivalent output noise of the amplifier, just multiply the equivalent input noise density (e_{ni}) by the overall amplifier gain (A_{V}) .

$$e_{no} = e_{ni} A_V = e_{ni} \left(1 + \frac{R_F}{R_G} \right)$$
 (Noninverting Case) (2)

As the previous equations show, to keep noise at a minimum, small value resistors should be used. As the closed-loop gain is increased (by reducing $R_F + R_G$), the input noise can be reduced considerably because of the parallel resistance term. This leads to the general conclusion that the most dominant noise sources are the source resistor (R_S) and the internal amplifier noise voltage (e_n). Because noise is summed in a root-mean-squares method, noise sources smaller than 25% of the largest noise source can be effectively ignored. This can greatly simplify the formula and make noise calculations much easier to calculate.

By using the low noise preamplifiers as the first element in the signal chain, the input signal's signal-to-noise ratio (SNR) is maintained throughout the entire system. This is because the dominant system noise is due to the first amplifier. This can be seen with the following example:



noise calculations and noise figure (continued)




Figure 53. Simplified Composite Amplifier System

The noise due to amplifier 1 (A1) is the same as derived in equations 1 and 2. The composite system noise is calculated as follows:

$$e_{no2} = \sqrt{e_{ni2}^2 + e_{no1}^2} \times A_{V2}$$

$$= \sqrt{e_{ni2}^2 + (e_{ni1}A_{V1})^2} \times A_{V2}$$
(3)

In a typical system, amplifier 1 (A1) has a large gain (A_{V1}). Because the noise is summed in the RMS method, if the A1 output noise is more than 25% larger than the input noise of amplifier 2, the contribution of amplifier 2's input noise to the composite amplifier output noise can effectively be ignored. This reduces equation 3 down to:

$$e_{no2} \stackrel{\text{def}}{=} e_{ni1} \stackrel{A}{\wedge} V_1 \stackrel{A}{\wedge} V_2 \tag{4}$$

Equation 4 shows that the very first amplifier (the preamplifier) is critical in any low-level signal system. This also shows that practically any noisy amplifier can be used after the preamplifier with minimal SNR degradation.

For more information on noise analysis, please refer to the *Noise Analysis* section in *Operational Amplifier Circuits Applications Report* (literature number SLVA043).

This brings up another noise measurement usually preferred in RF applications, the noise figure (NF). Noise figure is a measure of noise degradation caused by the amplifier. The value of the source resistance must be defined and is typically 50 Ω in RF applications.

$$NF = 10log \left[\frac{e_{ni}^2}{\left(e_{Rs}^2\right)^2} \right]$$

noise calculations and noise figure (continued)

Because the dominant noise components are generally the source resistance and the internal amplifier noise voltage, we can approximate noise figure as:

$$NF = 10log \left[1 + \frac{\left(\left(e_n \right)^2 + \left(IN + \times R_S \right)^2 \right)}{4 \text{ kTR}_S} \right]$$

Figure 54 shows the noise figure graph for the THS7001 and THS7002.

PREAMP NOISE FIGURE VS SOURCE RESISTANCE 14 TA = 25 °C 10 10 10 100 1k 101 101 100 1k 101

Source Resistance – Ω Figure 54. Noise Figure vs Source Resistance

optimizing frequency response for the preamplifiers

Internal frequency compensation of the THS7001 and THS7002 was selected to provide very wide bandwidth performance and still maintain a very low noise floor. In order to meet these performance requirements, the preamplifiers must have a minimum gain of 2 (-1). Because everything is referred to the noninverting terminal of an operational amplifier, the noise gain in a G = -1 configuration is the same as a G = 2 configuration.

One of the keys of maintaining a smooth frequency response, and hence, a stable pulse response, is to pay particular attention to the inverting terminal. Any stray capacitance at this node causes peaking in the frequency response. There are two things that can be done to help minimize this effect. The first is to simply remove any ground planes under the inverting terminal of the amplifier. This also includes the trace that connects to this terminal. Additionally, the length of this trace should be minimized. The capacitance at this node causes a lag in the voltage being fed back due to the charging and discharging of the stray capacitance. If this lag becomes too long, the amplifier will not be able to correctly keep the noninverting terminal voltage at the same potential as the inverting terminal's voltage. Peaking and possibly oscillations can occur if this happens.



optimizing frequency response for the preamplifiers (continued)

The next thing that helps to maintain a smooth frequency response is to keep the feedback resistor (R_f) and the gain resistor (R_g) values fairly low. These two resistors are effectively in parallel when looking at the ac small-signal response. This is why in a configuration with a gain of 5, a feedback resistor of 5.1 k Ω with a gain resistor of 1.2 k Ω only shows a small peaking in the frequency response. The parallel resistance is less than 1 k Ω . This value, in conjunction with a very small stray capacitance test PCB, forms a zero on the edge of the amplifier's natural frequency response. To eliminate this peaking, all that needs to be done is to reduce the feedback and gain resistances. One other way to compensate for this stray capacitance is to add a small capacitor in parallel with the feedback resistor. This helps to neutralize the effects of the stray capacitance. To keep this zero out of the operating range, the stray capacitance and resistor value's time constant must be kept low. But, as can be seen in Figures 14 – 19, a value too low starts to reduce the bandwidth of the amplifier. Table 1 shows some recommended feedback resistors to be used with the THS7001 and THS7002 preamplifiers.

 GAIN
 R_f for V_{CC} = ±15 V and ± 5 V

 2
 499 Ω

 -1
 499 Ω

 5
 1 kΩ

Table 2. Recommended Feedback Resistors

PGA gain control

The PGA section of the THS7001 and THS7002 IC allows for digital control of the gain. There are three digital control pins for each side of the PGA (AG0 – AG2, and BG0 – BG2). Standard TTL or CMOS Logic will control these pins without any difficulties. The applied logic levels are referred to the DGND pins of the THS7002. The gain functions are not latched and therefore always rely on the logic at these pins to maintain the correct gain settings. A $3.3~\text{k}\Omega$ resistor to ground is usually applied at each input to ensure a fixed logic state. The gain control acts like break-before-make SPDT switches. Because of this action, the PGA will go into an open-loop condition. This may cause the output to behave unpredictably until the switches closes in less than $1.5~\mu s$. Due to the topology of this circuit, the controlling circuitry must be able to sink up to $2~\mu A$ of current when 0-V is applied to the gain control pin. A simplified circuit diagram of the gain control circuitry is shown in Figure 55.





Figure 55. Simplified PGA Gain Control



PGA gain control (continued)

One aspect of the THS7001 and THS7002 PGA signal inputs is that there are internal variable resistors (R_F and R_G), which set the gain. The resistance of R_G changes from about 270- Ω (Gain = +20 dB) to about 3-k Ω (Gain = -22 dB). Therefore, any source impedance at the input to the PGA amplifiers will cause a gain error to be seen at the output. A buffer/amplifier is highly recommended to directly drive the input of the PGA section to help minimize this effect.

Another thing which should be kept in mind is that when each amplifier's V_{REF} is connected to ground, the internal R_G resistor is connected to a virtual ground. Therefore, if a termination resistor is used on the source side, the total terminating resistance is the parallel combination of the terminating resistance and the internal R_G resistor. This, in conjunction with the series impedance problem mentioned previously, can potentially cause a voltage mismatch between the output of a 50- Ω source and the expected PGA output voltage. These points can be easily seen in the simplified diagram of the THS7001 and THS7002 PGA section (see Figure 56).



$$R_{\text{TOTAL TERMINATION}} \ = \ \frac{R_{\text{TERMINATION}} \times \left(R_{\text{SOURCE}} + R_{\text{G}}\right)}{R_{\text{TERMINATION}} + \left(R_{\text{SOURCE}} + R_{\text{G}}\right)}$$

Figure 56. Simplified PGA Section of the THS7001 and THS7002

voltage reference terminal

If a voltage is applied to the PGA's V_{REF} terminal, then the output of the PGA section will amplify the applied reference voltage by one plus the selected gain. Thus, the output gain strictly due to V_{REF} will be from +0.6 dB to +21 dB according to the following formula:

$$\frac{V_{OUT}}{V_{REF}} = 20 \text{ X Log}_{10} [1 + (PGA \text{ Gain}(V/V))]$$

For most configurations, it is recommended that this pin be connected to the signal ground.

output clamping

Typically, the output of the PGA will directly drive an analog-to-digital converter (ADC). Because of the limited linear input range and saturation characteristics of most ADCs, the PGA's outputs incorporate a voltage clamp. Unlike a lot of clamping amplifiers which clamp only at the input, the THS7001 and THS7002 clamps at the output stage. This insures that the output will always be protected regardless of the Gain setting and the input voltage. The clamps activate almost instantaneously and recover from saturation in less than 7 ns. This can be extremely important when the THS7001 and THS7002 is used to drive some ADCs which have a very long overdrive recovery time. It is also recommended to add a pair of high frequency bypass capacitors to the clamp inputs. These capacitors will help eliminate any ringing which may ocur when a large pulse is applied to the amplifier. This pulse will force the clamp diodes to abruptly turn on, drawing current from the reference voltages. Just like a power supply trace, you must minimize the inductance seen by the clamp pins. The bypass capacitors will supply the sudden current demands when the clamps are suddenly turned on. A simplified clamping circuit diagram is shown in Figure 57.





Figure 57. Simplified THS7001 and THS7002 Clamp Circuit


Because the internal clamps utilize the same clamping reference voltages, the outputs of both PGAs on the THS7002 are clamped to the same values. These clamps are typically connected to the power supply pins to allow a full output range. But, they can be connected to any voltage reference desired. The clamping range is limited to $+V_{CC}$ and GND for V_H and $-V_{CC}$ and GND for V_L . It is possible to go beyond GND for each respective clamp, but it is not recommended. This is because this operation relies on the internal bias currents in the Class AB output stage to maintain their linearity. There may also be a chance to reverse bias the PN junctions and possibly cause internal damage to these junctions. But for reference, the graphs in Figure 58 show the output voltage versus the clamping voltage with different loads.

OUTPUT VOLTAGE

APPLICATION INFORMATION

output clamping (continued)






OUTPUT VOLTAGE

Figure 58. Output Voltage vs Clamp Voltage

The accuracy of this clamp is dependant on the amount of current flowing through the internal clamping diodes. As is typical with all diodes, the voltage drop across this diode increases with current. Therefore, the accuracy of the clamp is highly dependant upon the output voltage, the clamping voltage difference, and the output current. The accuracy of the clamps with different load resistances are shown in Figure 59.





shutdown control

There are two shutdown pins which control the shutdown for each half of the THS7002 and one shutdown pin for the THS7001. When the shutdown pins signals are low, the THS7001 and THS7002 is active. But, when a shutdown pin is high (+5 V), a preamplifier and the respective PGA section is turned off. Just like the Gain controls, the shutdown logic is not latched and should always have a signal applied to them. A $3.3-k\Omega$ resistor to ground is usually applied to ensure a fixed logic state. A simplified circuit can be seen in Figure 60.




Figure 60. Simplified THS7001 and THS7002 Shutdown Circuit

One aspect of the shutdown feature, which is often over-looked, is that the PGA section will still have an output while in shutdown mode. This is due to the internally fixed R_F and R_G resistors. This effect is true for any amplifier connected as an inverter. The internal circuitry may be powered down and in a high-impedance state, but the resistors are always there. This will then allow the input signal current to flow through these resistors and into the output. The equivalent resistance of R_F and R_G is approximately 3 k Ω . To minimize this effect, a shunt resistor to ground may be utilized, This will act as a classic voltage divider and will reduce the feed-through voltage seen at the PGA output. The drawback to this is the increased load on the PGA while in the active state.

driving a capacitive load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS7001 and THS7002 has been internally compensated to maximize its bandwidth and slew rate performance. When an amplifier is compensated in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 61. A minimum value of 20 Ω should work well for most applications. For example, in 75- Ω transmission systems, setting the series resistor value to 75 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.

driving a capacitive load (continued)




Figure 61. Driving a Capacitive Load

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 62. Output Offset Voltage Model

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the THS7001 and THS7002 preamplifier (see Figure 63).




Figure 63. Single-Pole Low-Pass Filter



general configurations (continued)

If even more attenuation is needed, a multiple-pole filter is required. The Sallen-Key filter can be used for this task. For best results, the THS7001 and THS7002 preamplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 64. 2-Pole Low-Pass Sallen-Key Filter

ADSL

The ADSL receive band consists of up to 255 separate carrier frequencies each with its own modulation and amplitude level. With such an implementation, it is imperative that signals received off the telephone line have as high a signal-to-noise ratio (SNR) as possible. This is because of the numerous sources of interference on the line. The best way to accomplish this high SNR is to have a low-noise preamplifier on the front-end. It is also important to have the lowest distortion possible to help minimize against interference within the ADSL carriers. The THS7001 and THS7002 was designed with these two priorities in mind.

By taking advantage of the superb characteristics of the complimentary bipolar process (BICOM), the THS7001 and THS7002 offers extremely low noise and distortion while maintaining a high bandwidth. There are some aspects that help minimize distortion in any amplifier. The first is to extend the bandwidth of the amplifier as high as possible without peaking. This allows the amplifier to eliminate any nonlinearities in the output signal. Another thing that helps to minimize distortion is to increase the load impedance seen by the amplifier, thereby reducing the currents in the output stage. This will help keep the output transistors in their linear amplification range and will also reduce the heating effects.

One central-office side terminal circuit implementation, shown in Figure 65, uses a 1:2 transformer ratio. While creating a power and output voltage advantage for the line drivers, the 1:2 transformer ratio reduces the SNR for the received signals. The ADSL standard, ANSI T1.413, stipulates a noise power spectral density of -140 dBm/Hz, which is equivalent to 31.6 nV/ $\sqrt{\text{Hz}}$ for a 100 Ω system. Although many amplifiers can reach this level of performance, actual ADSL system testing has indicated that the noise power spectral density may typically be \leq -150 dBm/Hz, or \leq 10 nV/ $\sqrt{\text{Hz}}$. With a transformer ratio of 1:2, this number reduces to less than 5 nV/ $\sqrt{\text{Hz}}$. The THS7002 preamplifiers, with an equivalent input noise of 1.7 nV/ $\sqrt{\text{Hz}}$, is an excellent choice for this application. Coupled with a very low 0.9 pA/ $\sqrt{\text{Hz}}$ equivalent input current noise and low value resistors, the THS7001 and THS7002 will ensure that the received signal SNR will be as high as possible.

ADSL (continued)




Figure 65. THS7002 Central-Office ADSL Application



ADSL (continued)

Typically, the outputs of the preamplifiers are carried into a CODEC, which incorporates an analog-to-digital converter (ADC). The problem with this setup is that it only uses fixed gain elements. But, when the client is close to the central office, the gain must be set to receive a high-level signal; or for the opposite, set to receive a low-level signal. To solve this problem, a programmable-gain amplifier (PGA) should be used. The THS7001 and THS7002 PGAs allow the gain of the receiver signals to be varied from –22 dB to 20 dB. By allowing the gains to be controlled with a TTL-compatible signal, it is very easy to integrate the THS7001 and THS7002 into any system.

By having the preamplifier output separate from the PGA input, inserting more amplifiers into the system can be accomplished easily. The functionality of the amplifier is typically as an active fixed gain filter. This is shown in Figure 66.




Figure 66. Typical PGA Setup (One Channel)

circuit layout considerations

In order to achieve the levels of high-frequency performance of the THS7001 and THS7002, it is essential that proper printed-circuit board high-frequency design techniques be followed. A general set of guidelines is given below. In addition, a THS7001 and THS7002 evaluation board is available to use as a guide for layout or for evaluating the device performance.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches (2,54 mm) between the device power terminals and the ceramic capacitors.
- Sockets—Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.



circuit layout considerations (continued)

- Short trace runs/compact part placements—Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This will help to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout, thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.


thermal information

The THS7001 and THS7002 is supplied in a thermally-enhanced PWP package, which is a member of the PowerPAD. This package is constructed using a downset leadframe upon which the die is mounted [see Figure 67(a) and Figure 67(b)]. This arrangement exposes the lead frame as a thermal pad on the underside of the package [see Figure 67(c)]. Because this pad has direct contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area requirement and ease of assembly of surface mount with the heretofore awkward mechanical methods of heatsinking.

thermal information (continued)



NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 67. Views of Thermally Enhanced PWP Package



general PowerPAD design considerations

Although there are many ways to properly heatsink this device, the following steps illustrate the recommended approach.




Figure 68. PowerPAD PCB Etch and Via Pattern

- 1. Prepare the PCB with a top side etch pattern as shown in Figure 68. There should be etch for the leads as well as etch for the thermal pad.
- 2. Place the thermal transfer holes in the area of the thermal pad. These holes should be 13 mils (0,33 mm) in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow.
- 3. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the IC. These additional vias may be larger than the 13-mil (0,33 mm) diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.
- 4. Connect all holes to the internal ground plane.
- 5. When connecting these holes to the ground plane, **do not** use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the IC package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.
- 6. The top-side solder mask should leave the terminals of the package and the thermal pad area with its thermal transfer holes exposed. The bottom-side solder mask should cover the thermal transfer holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.
- 7. Apply solder paste to the exposed thermal pad area and all of the IC terminals.
- 8. With these preparatory steps in place, the THS7001PWP/THS7002PWP IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.



general PowerPAD design considerations (continued)

The actual thermal performance achieved with the THS7001PWP/THS7002PWP in its PowerPAD package depends on the application. In the example above, if the size of the internal ground plane is approximately 3 inches \times 3 inches (76,2 mm x 76.2 mm), then the expected thermal coefficient, θ_{JA} , is about 32.6°C/W for the THS7001 and 27.9°C/W for the THS7002. For a given θ_{JA} , the maximum power dissipation is shown in Figure 69 and is calculated by the following formula:

$$\mathsf{P}_D = \left(\frac{\mathsf{T}_{MAX} - \mathsf{T}_A}{\theta_{JA}} \right)$$

Where:

P_D = Maximum power dissipation of THS7001 and THS7002 IC (watts)


T_{MAX} = Absolute maximum junction temperature (150°C)

 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case (THS7001 = 1.4°C/W; THS7002 = 0.72°C/W)

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)



20

T_A - Free-Air Temperature - °C

-20 0

-40

NOTE A: Results are with no air flow and PCB size = $3^{\circ} \times 3^{\circ}$ (76,2 mm x 76,2 mm)

Figure 69. Maximum Power Dissipation vs Free-Air Temperature

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments technical brief, *PowerPAD Thermally Enhanced Package*. This document can be found at the TI web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.

evaluation board

An evaluation board is available both the THS7001 (literature number SLOP250) and for the THS7002 (literature number SLOP136). These boards has been configured for very low parasitic capacitance in order to realize the full performance of the amplifiers. These EVM's incorporate DIP switches to demonstrate the full capabilities of the THS7001 and THS7002 independent of any digital control circuitry. For more information, please refer to the THS7001 EVM User's Guide (literature number SLOU057) and the THS7002 EVM User's Guide (literature number SLOU037). To order a evaluation board contact your local TI sales office or distributor.







15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
THS7001CPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	(3) Level-2-260C-1 YEAR	0 to 70	(4/5) THS7001C	Samples
THS7001CPWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	THS7001C	Samples
THS7001CPWPR	ACTIVE	HTSSOP	PWP	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	THS7001C	Samples
THS7001IPWP	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS7001I	Samples
THS7001IPWPG4	ACTIVE	HTSSOP	PWP	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	THS7001I	Samples
THS7002CPWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 70	THS7002C	Samples
THS7002IPWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	THS7002I	Samples
THS7002IPWPG4	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	THS7002I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

15-Apr-2017

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Aug-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS7001CPWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

www.ti.com 10-Aug-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS7001CPWPR	HTSSOP	PWP	20	2000	367.0	367.0	38.0

PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



PWP (R-PDSO-G20) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-15/AO 01/16

NOTE: A. All linear dimensions are in millimeters

<u>/A</u> Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



PWP (R-PDSO-G20)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



4206332-33/AO 01/16

PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

B. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



Exposed Thermal Pad Dimensions

PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets.
- E. For specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.