

2-BIT UNIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR

 Check for Samples: [SN74AVC2T244](#)


FEATURES

- Wide Operating V_{CC} Range of 0.9 V to 3.6 V
- Low Static-Power Consumption, 6- μ A Max I_{CC}
- Output Enable Feature Allows User to Disable Outputs to Reduce Power Consumption
- ± 24 -mA Output Drive at 3.0 V
- I_{off} Supports Partial Power-Down-Mode Operation
- Input Hysteresis Allows Slow Input Transition and Better Switching Noise Immunity at Input
- Maximum Data Rates
 - 380 Mbps (1.8-V to 3.3-V Translation)
 - 200 Mbps (<1.8-V to 3.3-V Translation)
 - 200 Mbps (Translate to 2.5 V or 1.8 V)
 - 150 Mbps (Translate to 1.5 V)
 - 100 Mbps (Translate to 1.2 V)

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 5000-V Human-Body Model (A114-A)

APPLICATIONS

- Handset, Smartphone, Tablet, Server

**DQE/DQM PACKAGE
(TOP VIEW)**


DESCRIPTION/ORDERING INFORMATION

This 2-bit unidirectional translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 0.9 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 0.9 V to 3.6 V. This allows for low-voltage translation between 0.9-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.6-V voltage nodes. For the SN74AVC2T244, when the output-enable (\overline{OE}) input is high, all outputs are placed in the high-impedance state. The SN74AVC2T244 is designed so that the \overline{OE} input circuit is referenced to V_{CCA} . This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION⁽¹⁾

T_A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	DQE – MicroQFN	SN74AVC2T244DQER	VA
	DQM – MicroQFN	SN74AVC2T244DQMR	VAH

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION

PIN DESCRIPTION

PIN	FUNCTION
VCCA	Input Port DC Power Supply
VCCB	Output Port DC Power Supply
GND	Ground
A _n	Input Port
B _n	Output Port
OE	Output Enable

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT		
Voltage	DC Supply voltage, V _{CCA} , V _{CCB}	-0.5	4.6	V		
	DC Input voltage, V _I	A _n	-0.5	4.6	V	
	Control Input, V _C	\overline{OE}	-0.5	4.6	V	
	DC Output voltage, V _O , V _{CCA} = V _{CCB} = 0	(Power Down)	B _n	-0.5	4.6	V
		(Active Mode)	B _n	-0.5	4.6	
		3-State Mode	B _n	-0.5	4.6	
DC Input Diode current, I _{IK}	V _I < GND		-20	mA		
DC Output Diode current, I _{OK}	V _O < GND		-50	mA		
DC Output Source/Sink current, I _O			±50	mA		
DC Supply current per supply pin, I _{CCA} , I _{CCB}			±100	mA		
I _{GND}	DC Ground current per ground pin		±100	mA		
T _{stg}	Storage temperature range	-65	150	°C		

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT		
V _{CCA} , V _{CCB}	Positive DC Supply voltage	0.9	3.6	V		
V _I	Bus input voltage	GND	3.6	V		
V _I	Input voltage	GND	3.6	V		
V _C	Control input	\overline{OE}	GND	3.6	V	
V _O	Bus output voltage	(Power Down Mode)	B _n	GND	3.6	V
		(Active Mode)	B _n	GND	V _{CCB}	V
		3-State Mode	B _n	GND	3.6	V
T _A	Operating free-air temperature	-40	85	°C		
Δt/Δv	Input transition rise or fall rate V _I from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V ±0.3 V	0	10	nS		

ELECTRICAL CHARACTERISTICS^{(1) (2)}

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CCA} (V)	V _{CCB} (V)	–40°C to 85°C		UNIT
					MIN	MAX	
V _{IH}	Input HIGH Voltage (A _n , \overline{OE})		2.7 – 3.6	0.9 – 3.6	2.0	–	V
			2.3 – 2.7		1.6	–	
			1.4 – 2.3		0.65 × V _{CCA}	–	
			0.9 – 1.4		0.9 × V _{CCA}	–	
V _{IL}	Input LOW voltage (A _n , \overline{OE})		2.7 – 3.6	0.9 – 3.6	–	0.8	V
			2.3 – 2.7		–	0.7	
			1.4 – 2.3		–	0.35 × V _{CCA}	
			0.9 – 1.5		–	0.1 × V _{CCA}	
V _{OH}	Output HIGH voltage	I _{OH} = –100 μA; V _I = V _H	0.9 – 3.6	0.9 – 3.6	V _{CCB} – 0.2	–	V
		I _{OH} = –0.5 mA; V _I = V _H	0.9	0.9	0.75 × V _{CCB}	–	
		I _{OH} = –2 mA; V _I = V _H	1.4	1.4	1.05	–	
		I _{OH} = –6 mA; V _I = V _H	1.65	1.65	1.25	–	
		I _{OH} = –12 mA; V _I = V _H	2.3	2.3	2.0	–	
		I _{OH} = –12 mA; V _I = V _H	2.3	2.3	1.8	–	
		I _{OH} = –12 mA; V _I = V _H	2.7	2.7	2.2	–	
		I _{OH} = –18 mA; V _I = V _H	2.3	2.3	1.7	–	
V _{OL}	Output LOW voltage	I _{OH} = –24 mA; V _I = V _H	3.0	3.0	2.4	–	V
		I _{OH} = 100 μA; V _I = V _H	0.9 – 3.6	0.9 – 3.6	–	0.2	
		I _{OH} = 0.5 mA; V _I = V _H	1.1	1.1	–	0.3	
		I _{OH} = 2 mA; V _I = V _H	1.4	1.4	–	0.35	
		I _{OH} = 6 mA; V _I = V _H	1.65	1.65	–	0.3	
		I _{OH} = 12 mA; V _I = V _H	2.3	2.3	–	0.4	
		I _{OH} = 12 mA; V _I = V _H	2.7	2.7	–	0.4	
		I _{OH} = 18 mA; V _I = V _H	2.3	2.3	–	0.6	
I _I	Input Leakage Current	V _I = V _{CCA} or GND	0.9 – 3.6	0.9 – 3.6	–1.0	1.5	μA
			0	0.9 – 3.6	–1.0	1.3	
I _{OFF}	Power-Off Leakage Current	$\overline{OE} = 0V$	0.9 – 3.6	0	–1.0	1.5	μA
			0	0.9 – 3.6	–1.0	1.5	
I _{CCA}	Quiescent Supply Current	V _I = V _{CCA} or GND; I _O = 0	0.9 – 3.6	0.9 – 3.6	–	3.0	μA
I _{CCB}	Quiescent Supply Current	V _I = V _{CCA} or GND; I _O = 0	0.9 – 3.6	0.9 – 3.6	–	3.0	μA
I _{CCA} + I _{CCB}	Quiescent Supply Current	V _I = V _{CCA} or GND; I _O = 0	0.9 – 3.6	0.9 – 3.6	–	6.0	μA
ΔI _{CCA}	Increase in I _{CC} per Input Voltage, Other inputs at V _{CCA} or GND	V _I = V _{CCA} – 0.3 V; V _I = V _{CCA} or GND	3.6	3.6	–	5.0	μA

 (1) V_{CCO} is the V_{CC} associated with the output port.

 (2) V_{CCI} is the V_{CC} associated with the input port.

ELECTRICAL CHARACTERISTICS^{(1) (2)} (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CCA} (V)	V _{CCB} (V)	–40°C to 85°C		UNIT
					MIN	MAX	
ΔI_{CCB}	Increase in I _{CC} per Input Voltage, Other inputs at V _{CCA} or GND	V _I = V _{CCA} – 0.3 V; V _I = V _{CCA} or GND	3.6	3.6	–	5.0	μA
I _{OZ}	I/O Tri-State Output Leakage Current	T _A = 25°C, \overline{OE} = 0 V	0.9 – 3.6	0.9 – 3.6	–1.0	1.0	μA

AC ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

Symbol	Parameter	V _{CCA} (V)	V _{CCB} (V)	MIN	MAX	UNIT
t _{PLH} , t _{PHL}	Propagation Delay, A _n to B _n	0.9 – 3.6	0.9 – 3.6		20	nS
		1.2 – 3.6	1.2 – 3.6		7	
		1.8 – 3.6	1.8 – 3.6		3.5	
t _{PZH} , t _{PZL}	Output Enable, \overline{OE} to B _n	0.9 – 3.6	0.9 – 3.6		23	nS
		1.2 – 3.6	1.2 – 3.6		6.5	
		1.8 – 3.6	1.8 – 3.6		4.1	
t _{PHZ} , t _{PLZ}	Output Disable, \overline{OE} to B _n	0.9 – 3.6	0.9 – 3.6		17	nS
		1.2 – 3.6	1.2 – 3.6		7	
		1.8 – 3.6	1.8 – 3.6		4.3	
t _{OSHL} , t _{OSLH}	Output to Output Skew, Time	0.9 – 3.6	0.9 – 3.6		0.15	nS
		1.2 – 3.6	1.2 – 3.6		0.15	
		1.8 – 3.6	1.8 – 3.6		0.15	

Table 1. CAPACITANCE⁽¹⁾

Symbol	Parameter	Test Conditions	TYP ⁽²⁾	Unit
C _{IN}	Control Pin Input Capacitance	V _{CCA} = V _{CCB} = 3.3 V, V _I = 0 V or V _{CCA/B}	3.5	pF
C _{I/O}	I/O Pin Input capacitance	V _{CCA} = V _{CCB} = 3.3 V, V _I = 0 V or V _{CCA/B}	5.0	pF
C _{PD}	Power Dissipation Capacitance	V _{CCA} = V _{CCB} = 3.3 V, V _I = 0 V or V _{CCA/B} , f = 10 MHz	33	pF

- (1) C_{PD} is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from: I_{CC(operating)} ≈ C_{PD} × V_{CC} × f_{IN} × N_{SW} where I_{CC} = I_{CCA} + I_{CCB} and N_{SW} = total number of outputs switching.
- (2) Typical values are at TA = +25°C.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AVC2T244DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	VA	Samples
SN74AVC2T244DQMR	ACTIVE	X2SON	DQM	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AVC2T244DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
SN74AVC2T244DQMR	X2SON	DQM	8	3000	180.0	8.4	1.57	2.21	0.59	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AVC2T244DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
SN74AVC2T244DQMR	X2SON	DQM	8	3000	202.0	201.0	28.0

DQE (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




Bottom View

4209779/B 10/2008

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - D. This package complies to JEDEC MO-287 variation X2EAF.

DQE (R-PX2SON-N8)


PLASTIC SMALL OUTLINE NO-LEAD




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
 - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Over-printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
 - H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
 - I. Component placement force should be minimized to prevent excessive paste block deformation.

DQM (R-PX2SON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - D. Customers should contact their board fabrication site for recommended solder mask tolerances.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.