

Single-Chip Volume and Tone Control System

#### Preliminary

#### Overview

The LC75341 and LC75341M are electronic volume and tone control systems that provide volume, balance, a 2-band equalizer, and input switching functions that can be controlled from serially transferred data.

#### Functions

• Volume: 0 dB to -79 dB (in 1-dB steps) and  $-\infty$ , for a total of 81 settings.

The volume can be controlled independently in the left and right channels to implement a balance function.


- Bass boost: Up to +20 dB in 2-dB steps. Peaking characteristics.
- Treble: ±10 dB in 2-dB steps. Shelving characteristics.
- Selector: One of four sets of left/right inputs can be selected.
- Input gain: The input signal can be boosted by from 0 dB to +30 dB in 2-dB steps.

#### **Features**


- On-chip buffer amplifiers minimize the number of external components.
- Fabricated in a silicon gate CMOS process to minimize switching noise from internal switches.
- Built-in analog ground reference voltage generation circuit.
- All controls can be set from serially transferred data. Supports the CCB standard.

#### Package Dimensions

unit: mm



#### 3112-MFP24S



- CCB is a trademark of SANYO ELECTRIC CO., LTD.
  CCB is a SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

### **Specifications**

#### Absolute Maximum Ratings at $Ta = 25^{\circ}C$ , $V_{SS} = 0 V$

Parameter	Symbol	Pin	Cond	itions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>			11	V
Maximum input voltage	V <sub>IN</sub> max	CE, DI, CL, L1 to L4, R1 to R4, LIN, RIN			$V_{SS} = 0.3$ to $V_{DD} + 0.3$	V
			Ta ≤ 75°C	LC75341	450	
Allowable power dissipation	Pdmax		Ta ≤ 75°C with a PCB*	LC75341M	450	mW
Operating temperature	Topr				-30 to +75	°C
Storage temperature	Tstg				-40 to +125	°C
Note: * Printed circuit board size: $76.1 \times 1$	$14.3 \times 1.6$ mm, print	ed circuit board materia	al: glass/epoxy	resin		
Allowable Operating Range	s at Ta = -30 t	to $+75^{\circ}$ C, V <sub>SS</sub> = 0	v		$\bigcirc$ // $\bigcirc$	

#### Allowable Operating Ranges at $Ta=-30 \ to \ +75^{\circ}C, \ V_{SS}=0 \ V$

Parameter	Symbol	Pin	Conditions		Ratings		Unit
i alameter	Gymbol		Conditions	min	typ	max	Onit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub>		5.0		10	V
High-level input voltage	V <sub>IH</sub>	CL, DI, CE		2.7		10	V
	VIL	CL, DI, CE	$7.5 \le V_{DD} \le 10.0$	Vss		1.0	v
ow-level input voltage	۷IL		5.0 ≤ V <sub>DD</sub> < 7.5	Vss		0.8	v
Input voltage amplitude	V <sub>IN</sub>	CE, DI, CL, L1 to L4, R1 to R4, LIN, RIN		V <sub>SS</sub>		$V_{DD}$	Vp-р
Input pulse width	tøW	CL		1			μs
Setup time	tsetup	CL, DI, CE		1			μs
Hold time	thold	CL, DI, CE		1			μs
Operating frequency	fopg	CL	20 //			500	kHz

# Electrical Characteristics at Ta = $25^{\circ}$ C, V<sub>DD</sub> = 9 V, V<sub>SS</sub> = 0 V Input Block

A > 11

Parameter		Symbol	Pin	Conditions		Ratings		Unit
Falametei		Symbol		Conditions	min	typ	max	Unit
Maximum input gain		Gin max				+30		dB
Step resolution		Gstep				+2		dB
Input resistance		Rin	L1, L2, L3, L4 R1, R2, R3, R4			50		kΩ
Clipping level		Vcl	LSEL0, RSEL0	THD = 1.0%, f = 1 kHz		2.90		Vrms
Output load resistance	7 🥷	RÌ	LSELO, RSELO		10			kΩ

### Volume Control Block

Parameter	Symbol	Pin	Conditions		Ratings		Unit
Falanetei	Synador	E III	Conditions	min	typ	max	Onit
Input resistance	Rin	L <sub>IN</sub> , R <sub>IN</sub>			50		kΩ

## Bass Band Equalizer Control Block

Parameter	Symbol	Pin	Conditions		Ratings		Unit
Falanicici	Symbol	FIII	Conditions	min	typ	max	Offic
Control range	Geq		max.boost	+18	+20	+22	dB
Step resolution	Estep			1	2	3	dB
Internal feedback resistance	Rfeed				66.6		kΩ


#### Treble Band Equalizer Control Block

Parameter	Symbol	Pin	Conditions		Ratings		Unit
Falameter	Symbol	ГШ	Conditions	min	typ	max	Offic
Control range	Geq		max.boost/cut	±8	±10	±12	dB
Step resolution	Estep			1	2	3	dB
Internal feedback resistance	Rfeed				51.7		kΩ


#### **Overall Characteristics**

Parameter	Symbol	Conditions		Ratings		Unit
Falameter	Symbol	Conditions	min	typ	max	
Total harmonic distortion	THD	V <sub>IN</sub> = 1 Vrms, f = 1 kHz, all flat overall		$\wedge$	0.01	%
Crosstalk	СТ	$V_{IN}$ = 1 Vrms, f = 1 kHz, Rg = 1 k $\Omega$ , all flat overall	80	$\sim$		dB
Output noise voltage	V <sub>N</sub>	All flat overall, 80 kHz, L.P.F		9.3	Constanting of the second second	μV
Maximum attenuation	Vomin	All flat overall, f = 1 kHz		90	State of the second sec	dB
Current drain	I <sub>DD</sub>	$V_{DD} - V_{SS} = +10 \text{ V}$		37	and the second se	> mA
High-level input current	IIH	CL, DI, CE: V <sub>IN</sub> = 10 V			10	μA
Low-level input current	ΙĽ	CL, DI, CE: V <sub>IN</sub> = 0 V	-10			μΑ

#### Pin Assignment




#### Equivalent Circuit



#### Control System Timing and Data Format

Applications control the LC75341 and LC75341M by applying the stipulated serial data to the CL, DI, and CE pins. This data consists of a total of 40 bits, of which 8 bits are the address and 32 bits are the data itself.



The LC75341 and LC75341M have an 8-bit address code, and can be used together with other ICs that support the Sanyo CCB serial bus format.

Address code	B0	В1	B2	B3	A0	A1	A2	A3	
(LSB)	0	1	0	0	0	0	0	1	(82HEX)
		/		> /					

Control code allocation

- /./ <b>.</b>		11			
Input switching control	D0 /	D1	D2	D3	Operation
(L1, L2, L3, L4, R1, R2, R3, R4)	0	0	0	0	L1 (R1) ON
	1	0	0	0	L2 (R2) ON
	0	1	0	0	L3 (R3) ON
	1	1	0	0	L4 (R4) ON
	0	0	1	0	All switches off
	1	0	1	0	All switches off
	0	1	1	0	All switches off
	1	1	1	0	All switches off

#### Input Gain Control

D4	D5	D6	D7	Operation
0	0	0	0	0 dB
1	0	0	0	+2 dB
0	1	0	0	+4 dB
1	1	0	0	+6 dB
0	0	1	0	+8 dB
1	0	1	0	+10 dB
0	1	1	0	+12 dB
1	1	1	0	+14 dB
0	0	0	1	+16 dB
1	0	0	1	+18 dB
0	1	0	1	+20 dB
1	1	0	1	+22 dB
0	0	1	1	+24 dB
1	0	1	1	+26 dB
0	1	1	1	+28 dB
1	1	1	1	+30 dB

#### Volum

lume Control			<b>.</b> .	-	-	-		-	
	D8	D9	D10	D11	D12	D13	D14	D15	Operation
	0	0	0	0	0	0	0	0	0 dB
_	1	0	0	0	0	0	0	0	–1 dB
_	0	1	0	0	0	0	0	0	-2 dB
	1	1	0	0	0	0	0	0	-3 dB
	0	0	1	0	0	0	0	0	4 dB
	1	0	1	0	0	0	0	0	-5 dB
	0	1	1	0	0	0	0	9	6 dB
	1	1	1	0	0	0	0	0	–7 dB
	0	0	0	1	0	0	0	0	–8 dB
	1	0	0	1	0	0	0	0	–9 dB
	0	1	0	1	0	0	0	0	–10 dB
Ī	1	1	0	1	0	0	0	0	–11 dB
	0	0	1	1	0	0	0	0	–12 dB
ľ	1	0	1	1	0	0	0	0	–13 dB
F	0	1	1	1	0	0	0	0	-14 dB
ŀ	1	1	1	1	0	0	0	0	–15 dB
-	0	0	0	0	1	0	0	0	_16 dB
+	1	0	0	0	1	0	0	0	–17 dB
+	0	1	0	0	1	0	0	0	–18 dB
+	1	1	0	0	1	0	0	0	–19 dB
	0	0	1	0	1	0	0	0	-20 dB
-	1	0	1	0	1	0	0	0	-21 dB
-	0	1	1	0	1	0	0	0	-22 dB
-	1	1	1	0	1	0	0	0	-23 dB
-	0	0	0	1		0	0	0	-24 dB
-	1	0	0			0	0	0	-25 dB
-	0	1	0	1	1	0	0	0	-26 dB
-	1	1	0	1	1	0	0	0	-27 dB
-	0	0	1	1	1	0	0	0	-28 dB
-	1	0		1	1	0	0	0	-29 dB
-	0	1	1	1	1	0	0	0	-29 dB
-	1	1	4000000	1	1	0	0	0	-30 dB
-		0	1		0		-		-31 dB
ŀ	0	0	0	0	0	1	0	0	-32 dB -33 dB
ŀ	0	1 - 100	2 TO 2005		1	1	0	0	-33 dB -34 dB
ŀ	0	1	0	0	0	1	0	0	
ŀ	11	0		- / /	-		-	-	-35 dB
j,	0		1	0	0	1	0	0	-36 dB
	1	0	1	0	0	1	0	0	-37 dB
	0	1	1	0	0	1	0	0	-38 dB
	1	1	1	0	0	1	0	0	-39 dB
	0	0	0	1	0	1	0	0	-40 dB
	1	0	0	1	0	1	0	0	-41 dB
	0	1	0	1	0	1	0	0	–42 dB
// 🔊	1	1	0	1	0	1	0	0	–43 dB
	0	0	1	1	0	1	0	0	–44 dB
	l 🔍	0	1	1	0	1	0	0	–45 dB
1 AND THE A	0	1	1	1	0	1	0	0	–46 dB
			1	1	0	1	0	0	–47 dB
	1/	1	1	-					
	1	0	0	0	1	1	0	0	–48 dB
	11				1 1	1 1	0	0	-48 dB -49 dB

#### Volume Control

		<b>D</b> / 0		<b>B</b> ( 0	<b>B</b> / 0		D.1.5	0 1	
D8	D9	D10	D11	D12	D13	D14	D15	Operation	
1	1	0	0	1	1	0	0	–51 dB	
0	0	1	0	1	1	0	0	–52 dB	
1	0	1	0	1	1	0	0	-53 dB	
0	1	1	0	1	1	0	0	54 dB	
1	1	1	0	1	1	0	0	_55 dB	8
0	0	0	1	1	1	0	0	–56 dB	and the second
1	0	0	1	1	1	0	0	57 dB	of the second
0	1	0	1	1	1	0	0	–58 dB	
1	1	0	1	1	1	0	0	–59 dB	,
0	0	1	1	1	1	0	0	-60 dB	S.S. S.
1	0	1	1	1	1	0	0	-61 dB	e and a second
0	1	1	1	1	1	0	0	–62 dB	ę.
1	1	1	1	1	1	0	0	-63 dB	
0	0	0	0	0	0	1	0	-64 dB	
1	0	0	0	0	0	1	0	–65 dB	
0	1	0	0	0	0	1	0	-66 dB	
1	1	0	0	0	0	1	0	-67 dB	
0	0	1	0	0	0	1	0	–68 dB	
1	0	1	0	0	0	1	0	–69 dB	
0	1	1	0	0	0	1	0	–70 dB	
1	1	1	0	0	0	1	0	–71 dB	
0	0	0	1	0	0	1	0	–72 dB	
1	0	0	1//	0	0	1	0	–73 dB	
0	1	0	1	0	0	1	0	-74 dB	
1	1	0	1	0	0	1	0	–75 dB	
0	0	1 /	1	0	0	//1	0	–76 dB	
1	0	1	1	0	0	1	0	–77 dB	
0	1	A	1	0	9	1	0	–78 dB	
1	1	//	1	0	0	1	0	–79 dB	
0	0 /	0	0	1	0	1	0	–∞ dB	

	, v	• #	1		· / ·
Treble Control	D16	Ø17	D18	D19	Operation
	1	0	1	0	+10 dB
	0	0	1	0	+8 dB
	1	1	Q	0	+6 dB
	0	1	0	0	+4 dB
	1	0	0	0	+2 dB
	0	0	0	0	0 dB
		0	.0	1	–2 dB
	0	1	0	1	4 dB
	1	1	0	1	6 dB
	0	0	1	1	–8 dB
	1	0	1	1	–10 dB

#### Bass Control

D20	D21	D22	D23	D24	D25	Operation
0	1	0	1	0	0	+20 dB
1	0	0	1	0	0	+18 dB
0	0	0	1	0	0	+16 dB
1	1	1	0	0	0	+14 dB
0	1	1	0	0	0	+12 dB
1	0	1	0	0	0	+10 dB
0	0	1	0	0	0	+8 dB
1	1	0	0	0	0	+6 dB
0	1	0	0	0	0	+4 dB
1	0	1	0	0	0	+2 dB
0	0	0	0	0	0	0 dB
						8 8

#### **Channel Selection**

D26	D27	Operation
0	0	
1	0	RCH
0	1	LCH
1	1	Left and right together

#### Test Mode

D28	D29	D30	D31	Operation
0	0	0	0	/
These bi	ts are used	for IC testi	ng and mus	st all be set to 0
during no	ormal opera	ition.	d de	

#### **Pin Functions**

Pin No.	Pin	Description	Notes
12	L1		
11	L2		
10	L3		
9	L4		
13	R1	Input signal connections	VDD S VDD
14	R2		
15	R3		
16	R4		
			Rn The T
			• ovref 777
8	LSEL0		
17	RSEL0	Input selector outputs	
5 20	LBASS RBASS	Connections for the resistors and capacitors that form the bass band filters.	VDD OUT
4 21	LOUT ROUT	• These pins are used both as the connections for the resistors and capacitors that form the bass band filters and as the outputs from the bass/treble circuits.	VDD BASS
6 19	LTRE RTRE	Connections for the capacitors that form the treble band filters.	VDD
7 18		• Volume control and equalizer input	W VDD
22	Viei	• Connection to the 0.5 $\times$ V <sub>DD</sub> voltage generator circuit used as the analog signal ground. Applications must connect a capacitor of about 10 $\mu$ F between this pin and V <sub>SS</sub> to exclude power supply ripple.	VDD Vref 777


Continued on next page.

#### Continued from preceding page.


Pin No.	Pin	Description	Notes
3	V <sub>SS</sub>	• Ground	Sec.
23	V <sub>DD</sub>	Power supply	
2	CE	Chip enable     Data is written to the internal latch when this pin goes from high to low.     The internal analog switches operate at this point. Data transfer is     enabled when this pin is high.	YDD Z
1 24	DI CL	Serial data and clock inputs used for IC control.	

#### **Internal Equivalent Circuits**


• Selector block equivalent circuit








• Volume block internal equivalent circuit




#### **Test Circuits**


• Total harmonic distortion



• Output noise voltage




• Crosstalk



#### **Bass Band Circuit**

This section presents the equivalent circuit and the calculations for the external capacitors and resistors used to achieve a center frequency of 100 Hz.

• Bass band equivalent circuit



• Sample calculation

Specifications Center frequency: f0 = 100 HzGain at maximum boost: G = 20 dBLet R1 = 0,  $R2 = 66.6 \text{ K}\Omega$ , and  $C1 = C2^{3/2}$ 

(1) Determine R2 from the fact that G = 20 dB.

$$G_{+20dB} = 20 \times LOG_{10} \left(1 + \frac{R^2}{2R^3}\right)$$
$$R^3 = \frac{R^2}{2(10^{G+20dB/20} - 1)} = \frac{66000}{2 \times (10^{-1})} \neq 3.7 \, k\Omega$$

(2) Determine C from the fact that the center frequency f0 = 100 Hz

$$f0 = \frac{1}{2\pi \sqrt{R3R2C1C2}}$$

$$C = \frac{1}{2\pi f 0 \sqrt{R3R2}} = \frac{1}{2\pi \times 100 \sqrt{66000 \times 3700}} \neq 0.1 \,\mu F$$


(3) Determine Q.

$$Q = \frac{R3R2}{2R3} \cdot \frac{1}{\sqrt{R3R2}} \neq 2.1$$

Treble band circuit

The treble band circuit provides shelving characteristics.

This section presents the equivalent circuit in boost mode and the formulas used to calculate the external component values.




• Sample calculation Specifications - Set frequency: f = 26,000 Hz Gain at maximum boost:  $G_{+10dB} = 10$  dB Let R1 = 16.240 k $\Omega$ , R2 = 35.461 K $\Omega$ ,


Substitute the above constants into the following formulas.

$$G = 20 \times LOG_{10} \left( 1 + \frac{R2}{\sqrt{R1^2 + (1 / \omega C)^2}} \right)$$
$$C = \frac{1}{2\pi f \sqrt{\left(\frac{R2}{10^{6/20} - 1}\right) - R1^2}}$$
$$= \frac{1}{2\pi 26000 \sqrt{\left(\frac{35461}{3.16 - 1}\right)^2 - 16240^2}} \neq 2700 \ (pF)$$

Usage Notes

- When power is first applied, the states of the internal analog switches will be undefined. Applications must provide external muting until the control data has been transferred and the switches set to appropriate states.
- Applications should transfer both the left and right channel initial settings data before releasing the muting function when initializing this IC after first applying power.
- Applications should cover the CL, DI, and CE pin lines with the ground pattern, or should use shielded cables for these lines to prevent the high-frequency digital signals transmitted over these lines from entering analog signal system.
- When the oscillation occurs, connect a resistor of at least 200  $\Omega$  to LOUT and ROUT pins.





- that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must
- herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1999. Specifications and information herein are subject to change without notice.