
## **Power MOSFET**

# 30 V, 191 A, Single N–Channel, SO–8 FL Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices\*

#### Applications

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching



Para	Parameter			Value	Unit
Drain-to-Source Vol	rain-to-Source Voltage			30	V
Gate-to-Source Volt	age		V <sub>GS</sub>	±20	V
Continuous Drain		$T_A = 25^{\circ}C$	۱ <sub>D</sub>	26	А
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		19	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	PD	2.35	W
Continuous Drain		T <sub>A</sub> = 25°C	ID	16	А
Current R <sub>0JA</sub> (Note 2)	Steady	T <sub>A</sub> = 85°C		12	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.91	W
Continuous Drain		$T_{C} = 25^{\circ}C$	I <sub>D</sub>	191	А
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C	1	138	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	PD	125	W
Pulsed Drain Current		T <sub>A</sub> = 25°C, t <sub>p</sub> = 10 μs		288	A
Operating Junction a Temperature	nd Storage	nd Storage		-55 to +150	°C
Source Current (Bod	y Diode)		ا <sub>S</sub>	104	А
Drain to Source dV/d			dV/dt	6	V/ns
Single Pulse Drain-to Energy ( $T_J = 25^{\circ}C$ , V $I_L = 35 A_{pk}$ , L = 1.0 m	<sub>DD</sub> = 30 V, V <sub>GS</sub> = 10 V,		EAS	612.5	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.


 Surface-mounted on FR4 board using the minimum recommended pad size.
\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




## **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	$2.0~\text{m}\Omega @ 10~\text{V}$	101.4
30 V	3.0 mΩ @ 4.5 V	191 A





WW = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFS4833NT1G	SO-8 FL (Pb-Free)	1500/Tape & Reel
NTMFS4833NT3G	SO-8 FL (Pb-Free)	5000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ hetaJC}$	1.0	
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	53.2	°C/W
Junction-to-Ambient - Steady State (Note 4)	$R_{\theta JA}$	137.8	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> =	250 μΑ	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				17		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	T <sub>J</sub> = 25 °C			1	
		V <sub>DS</sub> = 24 V T	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V				±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				7.12		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 V to$	I <sub>D</sub> = 30 A		1.3	2.0	
		11.5 V	I <sub>D</sub> = 15 A		1.3		
	V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		2.3	3.0	mΩ	
		I <sub>D</sub> = 15 A	I <sub>D</sub> = 15 A		2.3		
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A			30		S

#### **CHARGES, CAPACITANCES & GATE RESISTANCE**

Input Capacitance	C <sub>ISS</sub>		5600		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 12 V	1200		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		650		
Total Gate Charge	Q <sub>G(TOT)</sub>		39	58	
Threshold Gate Charge	Q <sub>G(TH)</sub>		6.0		
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A	16		nC
Gate-to-Drain Charge	Q <sub>GD</sub>		17		
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V; I <sub>D</sub> = 30 A	88		nC

#### SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	t <sub>d(ON)</sub>		25	
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_D$ = 15 A, $R_G$ = 3.0 Ω	34	20
Turn-Off Delay Time	t <sub>d(OFF)</sub>		R <sub>G</sub> = 3.0 Ω 35	ns
Fall Time	t <sub>f</sub>		17	
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>GS</sub> = 11.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 Ω	14	
Rise Time	t <sub>r</sub>		19	20
Turn-Off Delay Time	t <sub>d(OFF)</sub>		50	ns
Fall Time	t <sub>f</sub>		10	


5. Pulse Test: pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%. 6. Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTE	RISTICS				-		
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V,   T_{J} = 25^{\circ}C   T_{J} = 125^{\circ}C   T_{J} = 125^{\circ}C$	-	0.8	1.0	N	
			-	0.68	-	V	
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs, I <sub>S</sub> = 30 A		-	38	-	ns
Charge Time	t <sub>a</sub>			-	19	-	
Discharge Time	t <sub>b</sub>			-	19	-	
Reverse Recovery Charge	Q <sub>RR</sub>			-	36	-	nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				0.50	-	nH
Drain Inductance	L <sub>D</sub>	T <sub>A</sub> = 25°C		-	0.005	-	nH
Gate Inductance	L <sub>G</sub>			-	1.84	-	nH
Gate Resistance	R <sub>G</sub>			-	1.0	-	Ω

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL PERFORMANCE CURVES**



#### TYPICAL PERFORMANCE CURVES












Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge





Figure 10. Diode Forward Voltage vs. Current



## TYPICAL PERFORMANCE CURVES





Figure 13. Avalanche Characteristics

#### PACKAGE DIMENSIONS

#### DFN6 5x6, 1.27P (SO8 FL) CASE 488AA-01 ISSUE C



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal and alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
PD. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

## ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

For additional information, please contact your local Sales Representative