











SNVS549C -JUNE 2009-REVISED FEBRUARY 2016

LM3554

# LM3554 Synchronous Boost Converter With 1.2-A Dual High-Side LED Drivers and I<sup>2</sup>C-**Compatible Interface**

#### **Features**

- Input Voltage: 2.5 V to 5.5 V
- Programmable 4.5-V or 5-V Constant Output Voltage
- **Dual High-Side Current Sources**
- Grounded Cathode Allowing for Better Heat Sinking and LED Routing
- > 90% Efficiency
- Ultra-Small Solution Size: < 23 mm<sup>2</sup>
- Four Operating Modes: Torch, Flash, LED Indicator, and Voltage Output
- Accurate and Programmable LED Current from 37.5 mA to 1.2 A
- Hardware Flash and Torch Enable
- LED Thermal Sensing and Current Scaleback
- Software Selectable Input Voltage Monitor
- Programmable Flash Timeout
- Dual Synchronization Inputs for RF Power-Amplifier Pulse Events
- Open and Short LED Detection
- Active High Hardware Enable for Protection Against System Faults
- 400-kHz I<sup>2</sup>C-Compatible Interface

## **Applications**

- Camera Phone LED Flash Controller
- Class D Audio Amplifier Power
- **LED Current Source Biasing**

## 3 Description

The LM3554 is a 2-MHz fixed-frequency, currentmode synchronous boost converter. The device is designed to operate as a dual 600-mA (1.2 A total) constant-current driver for high-current white LEDs, or as a regulated 4.5-V or 5-V voltage source.

main features include: an I<sup>2</sup>C-compatible interface for controlling the LED current or the desired output voltage, a hardware flash enable input for direct triggering of the flash pulse, and dual TX inputs which force the flash pulse into a low-current torch mode allowing for synchronization to RF power amplifier events or other high-current conditions. Additionally, an active high hardware enable (HWEN) input provides a hardware shutdown during system software failures.


Five protection features are available within the LM3554 including a software selectable input voltage monitor, an internal comparator for interfacing with an external temperature sensor, four selectable current limits to ensure the battery current is kept below a predetermined peak level, an overvoltage protection feature to limit the output voltage during LED open circuits, and an output short circuit protection which limits the output current during shorts to GND.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (MAX)
LM3554	DSBGA (16)	1.685 mm × 1.685 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Circuit





#### **Table of Contents**

1	Features 1	7.5 Programming 2
2	Applications 1	7.6 Register Maps2
3	Description 1	8 Application and Implementation 2
4	Revision History2	8.1 Application Information 2
5	Pin Configuration and Functions3	8.2 Typical Application2
6	Specifications4	9 Power Supply Recommendations 3
•	6.1 Absolute Maximum Ratings	10 Layout 4
	6.2 ESD Ratings	10.1 Layout Guidelines 4
	6.3 Recommended Operating Conditions	10.2 Layout Example 4
	6.4 Thermal Information	11 Device and Documentation Support 4
	6.5 Electrical Characteristics	11.1 Device Support4
	6.6 Timing Requirements6	11.2 Documentation Support 4
	6.7 Typical Characteristics	11.3 Community Resources 4
7	Detailed Description 12	11.4 Trademarks 4
-	7.1 Overview	11.5 Electrostatic Discharge Caution 4
	7.2 Functional Block Diagram	11.6 Glossary4
	7.3 Feature Description	12 Mechanical, Packaging, and Orderable
	7.4 Device Functional Modes21	Information 4

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision B (May 2013) to Revision C

**Page** 

Added Device Information and Pin Configuration and Functions sections, ESD Ratings and Thermal Information tables, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable 


#### Changes from Revision A (May 2013) to Revision B

**Page** 



# 5 Pin Configuration and Functions





## **Pin Descriptions**

	PIN		DESCRIPTION
NUMBER	NAME	TYPE	DESCRIPTION
A1	LED1	Power	High-side current source output for flash LED.
A2, B2	OUT	Power	Step-up DC-DC converter output.
A3, B3	SW	Power	Drain connection for internal NMOS and synchronous PMOS switches.
A4, B4	GND	Ground	Ground
B1	LED2	Power	High-side current source output for flash LED.
C1	LEDI/NTC	Input/Output	Configurable as a high-side current source output for indicator LED or threshold detector for LED temperature sensing.
C2	TX1/TORCH/GPIO1	Input/Output	Configurable as a RF power amplifier synchronization control input (TX1), a hardware torch enable (TORCH), or a programmable general-purpose logic input/output (GPIO1).
C3	STROBE	Input	Active high hardware flash enable. Drive STROBE high to turn on flash pulse.
C4	IN	Power	Input voltage connection. Connect IN to the input supply, and bypass to GND with a minimum 4.7-µF ceramic capacitor.
D1	ENVM/TX2/GPIO2/INT	Input/Output	Configurable as an active high voltage mode enable (ENVM), dual polarity power amplifier synchronization input (TX2), or programmable general purpose logic input/output (GPIO2).
D2	SDA	Input/Output	Serial data input output
D3	SCL	Input	Serial clock input
D4	HWEN	Input	Active low hardware reset



## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

	MIN	MAX	UNIT
V <sub>IN</sub> , V <sub>SW</sub> , V <sub>OUT</sub>	-0.3	6	V
V <sub>SCL</sub> , V <sub>SDA</sub> , V <sub>HWEN</sub> , V <sub>STROBE</sub> , V <sub>TX1/TORCH</sub> , V <sub>ENVM/TX2</sub> , V <sub>LED1</sub> , V <sub>LED2</sub> , V <sub>LEDI/NTC</sub>		′ <sub>IN</sub> + 0.3 V) / max	
Continuous power dissipation <sup>(4)</sup>	Interna	ılly limit	
Junction temperature, T <sub>J-MAX</sub>		150	°C
Maximum lead temperature (soldering)	Se	e <sup>(5)</sup>	
Storage temperature, T <sub>stg</sub>	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pin.
- (3) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub>=150°C (typical) and disengages at T<sub>J</sub>=135°C (typical).
- (5) For detailed soldering specifications and information, refer to AN1112 DSBGA Wafer Level Chip-Scale Package (SNVA009).

#### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	NOM MAX	UNIT
Input voltage, V <sub>IN</sub>	2.5	5.5	V
Junction temperature, T <sub>J</sub>	-30	125	°C
Ambient temperature, T <sub>A</sub> <sup>(2)</sup>	-30	85	°C

- (1) All voltages are with respect to the potential at the GND pin.
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to-ambient thermal resistance of the part/package in the application (R<sub>θJA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> (R<sub>θJA</sub> × P<sub>D-MAX</sub>).

#### 6.4 Thermal Information

		LM3554	
	THERMAL METRIC <sup>(1)</sup>	YFQ (DSBGA)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	75.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	16.4	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

Unless otherwise specified, typical limits are for  $T_A = 25$  °C, minimum and maximum limits in apply over the full operating ambient temperature range (-30 °C  $\leq T_A \leq +85$  °C),  $V_{IN} = 3.6$  V, and  $V_{HWEN} = V_{IN}$ . (1)(2)

I	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
CURREN	T SOURCE SPECIFICA	TIONS					
		600-mA flash LED setting,	I <sub>LED1</sub> and I <sub>LED2</sub>	1128	1200	1284	
I <sub>LED</sub>		$V_{OUT} = V_{IN}$	I <sub>LED1</sub> or I <sub>LED2</sub>	541	600	657	mA
LED	accuracy	17-mA torch current setting V <sub>HR</sub> = 500 mV	I <sub>LED1</sub> and I <sub>LED2</sub>	30.4	33.8	37.2	
$V_{HR}$	Current source regulation voltage (V <sub>OUT</sub> – V <sub>LED</sub> )	600-mA setting, V <sub>OUT</sub> = 3.75 V	,		300		mV
I <sub>MATCH</sub>	LED Current Matching	600-mA setting, V <sub>LED</sub> = 3.2 V			0.35%		
STEP-UP	DC-DC CONVERTER						
$V_{REG}$	Output voltage accuracy	$2.7 \text{ V} \le V_{IN} \le 4.2 \text{ V}, I_{OUT} = 0 \text{ m}$ $V_{ENVM} = V_{IN}, \text{ OV bit} = 0$	A	4.8	5	5.2	V
	Output overvoltage	On threshold, $2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5$	5 V	5.4	5.6	5.7	
$V_{OVP}$	protection trip point <sup>(3)</sup>	Off threshold			5.3		V
R <sub>PMOS</sub>	PMOS switch on- resistance	I <sub>PMOS</sub> = 1 A	PMOS = 1 A		150		mΩ
R <sub>NMOS</sub>	NMOS switch on- resistance	I <sub>NMOS</sub> = 1 A			150		mΩ
		CL bits = 00		0.711	1.05	1.373	А
1	Switch current	CL bits = 01		1.295	1.51	1.8	
I <sub>CL</sub>	limit <sup>(4)</sup>	CL bits = 10		1.783	1.99	2.263	
		CL bits = 11		2.243	2.45	2.828	
I <sub>OUT_SC</sub>	Output short-circuit current limit	V <sub>OUT</sub> < 2.3 V			550		mA
			IND1, IND0 bits = 00		2.3		
l	Indicator current	LEDI/NTC bit = 0	IND1, IND0 bits = 01		4.6		mΔ
I <sub>LED/NTC</sub>	mulcator current	LLDI/NTO DIL = 0	IND1, IND0 bits = 10		6.9		mA
			IND1, IND0 bits = 11		8.2		
$V_{TRIP}$	Comparator trip threshold	LEDI/NTC bit = 1, 2.7 V $\leq$ V <sub>IN</sub> :	LEDI/NTC bit = 1, 2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V		1.052	1.157	V
$f_{\sf SW}$	Switching frequency	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V		2	2.23	MHz
IQ	Quiescent supply current	Device not switching			630		μΑ
I <sub>SHDN</sub>	Shutdown supply current	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V			3.5	6.6	μΑ
t <sub>TX</sub>	Flash-to-torch LED current settling time	TX_ Low to High, I <sub>LED1</sub> + I <sub>LED2</sub>	= 1.2 A to 180 mA		20		μs

- (1) All voltages are with respect to the potential at the GND pin.
- (2) Minimum (MIN) and maximum (MAX) limits are ensured by design, test, or statistical analysis. Typical (TYP) numbers are not ensured, but do represent the most likely norm. Unless otherwise specified, conditions for typical specifications are: V<sub>IN</sub> = 3.6 V and T<sub>A</sub> = 25°C.
- (3) The typical curve for overvoltage protection (OVP) is measured in closed loop using the *Typical Application Circuit*. The OVP value is found by forcing an open circuit in the LED1 and LED2 path and recording the peak value of V<sub>OUT</sub>. The value given in *Electrical Characteristics* is found in an open-loop configuration by ramping the voltage at OUT until the OVP comparator trips. The closed loop data can appear higher due to the stored energy in the inductor being dumped into the output capacitor after the OVP comparator trips. At worst case is an open circuit condition where the output voltage can continue to rise after the OVP comparator trips by approximately I<sub>IN</sub>× sqrt (L/C<sub>OUT</sub>).
- (4) The typical curve for Current Limit is measured in closed loop using the *Typical Application Circuit* by increasing I<sub>OUT</sub> until the peak inductor current stops increasing. The value given in *Electrical Characteristics* is measured open loop and is found by forcing current into SW until the current limit comparator threshold is reached. Closed loop data appears higher due to the delay between the comparator trip point and the NFET turning off. This delay allows the closed-loop inductor current to ramp higher after the trip point by approximately 20 ns × V<sub>IN</sub> / L.

Copyright © 2009–2016, Texas Instruments Incorporated



## **Electrical Characteristics (continued)**

Unless otherwise specified, typical limits are for  $T_A = 25^{\circ}C$ , minimum and maximum limits in apply over the full operating ambient temperature range ( $-30^{\circ}C \le T_A \le +85^{\circ}C$ ),  $V_{IN} = 3.6$  V, and  $V_{HWEN} = V_{IN}$ . (1)(2)

P.	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN_TH</sub>	VIN monitor trip threshold	$V_{IN}$ falling, VIN monitor register = 0x01 (enabled with $V_{IN\_TH}$ = 3.1 V)	2.95	3.09	3.23	V
TX1/TORC	H/GPIO1, STROBE, I	IWEN, ENVM/TX2/GPIO2 VOLTAGE	•		·	
V <sub>IL</sub>	Input logic low	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V	0		0.4	V
V <sub>IH</sub>	Input logic high	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V	1.2		V <sub>IN</sub>	V
$V_{OL}$	Output logic low	$I_{LOAD} = 3 \text{ mA}, 2.7 \text{ V} \le V_{IN} \le 5.5 \text{ V}$			400	mV
R <sub>TX1/TORC</sub>	Internal pulldown resistance at TX1/TORCH			300		kΩ
R <sub>STROBE</sub>	Internal pulldown resistance at STROBE			300		kΩ
I <sup>2</sup> C-COMPA	ATIBLE VOLTAGE S	PECIFICATIONS (SCL, SDA)				
$V_{IL}$	Input logic low	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V	0		0.4	V
V <sub>IH</sub>	Input logic high	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V	1.22		V <sub>IN</sub>	V
V <sub>OL</sub>	Output logic low (SCL)	$I_{LOAD} = 3 \text{ mA}, 2.7 \text{ V} \le V_{IN} \le 5.5 \text{ V}$			400	mV

## 6.6 Timing Requirements

## See Figure 1.

		MIN	NOM MA	UNIT
1 / t <sub>1</sub>	SCL clock frequency		400	kHz
t <sub>2</sub>	Data in setup time to SCL high	100		ns
t <sub>3</sub>	Data out stable after SCL low	0		ns
t <sub>4</sub>	SDA low setup time to SCL low (start)	160		ns
t <sub>5</sub>	SDA high hold time after SCL high (stop)	160		ns




Figure 1. I<sup>2</sup>C Timing


Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



## 6.7 Typical Characteristics


 $V_{IN}$  = 3.6 V, LEDs are Lumiled PWF-4,  $C_{OUT}$  = 10  $\mu$ F,  $C_{IN}$  = 4.7  $\mu$ F, L = FDSE0312-2R2 (2.2  $\mu$ H,  $R_L$  = 0.15  $\Omega$ ),  $T_A$  = 25°C, unless otherwise specified.



# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

 $V_{IN}$  = 3.6 V, LEDs are Lumiled PWF-4,  $C_{OUT}$  = 10  $\mu$ F,  $C_{IN}$  = 4.7  $\mu$ F, L = FDSE0312-2R2 (2.2  $\mu$ H,  $R_L$  = 0.15  $\Omega$ ),  $T_A$  = 25°C, unless otherwise specified.



Submit Documentation Feedback

Copyright © 2009–2016, Texas Instruments Incorporated



## **Typical Characteristics (continued)**

 $V_{IN}$  = 3.6 V, LEDs are Lumiled PWF-4,  $C_{OUT}$  = 10  $\mu$ F,  $C_{IN}$  = 4.7  $\mu$ F, L = FDSE0312-2R2 (2.2  $\mu$ H,  $R_{L}$  = 0.15  $\Omega$ ),  $T_{A}$  = 25°C, unless otherwise specified.




Figure 14. Active (Non-Switching) Supply Current vs  $V_{\text{IN}}$ 




Figure 15. Active (Switching) Supply Current vs VIN




Figure 16. Closed Loop Current Limit vs  $V_{IN}$  (Flash Duration Register Bits [6:5] = 00)<sup>(1)</sup>)




Figure 17. Closed Loop Current Limit vs  $V_{IN}$  (Flash Duration Register Bits [6:5] = 01)<sup>(1)</sup>)




Figure 18. Closed Loop Current Limit vs  $V_{IN}$  (Flash Duration Register Bits [6:5] = 10)<sup>(1)</sup>)




Figure 19. Closed Loop Current Limit vs  $V_{IN}$  (Flash Duration Register Bits [6:5] = 11)<sup>(1)</sup>)


Copyright © 2009–2016, Texas Instruments Incorporated

<sup>(1)</sup> The typical curve for Current Limit is measured in closed loop using the *Typical Application Circuit* by increasing I<sub>OUT</sub> until the peak inductor current stops increasing. The value given in *Electrical Characteristics* is measured open loop and is found by forcing current into SW until the current limit comparator threshold is reached. Closed loop data appears higher due to the delay between the comparator trip point and the NFET turning off. This delay allows the closed-loop inductor current to ramp higher after the trip point by approximately 20 ns × V<sub>IN</sub> / L.

# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**

 $V_{\text{IN}} = 3.6 \text{ V, LEDs are Lumiled PWF-4, } C_{\text{OUT}} = 10 \text{ } \mu\text{F, } C_{\text{IN}} = 4.7 \text{ } \mu\text{F, L} = \text{FDSE0312-2R2 (2.2 } \mu\text{H, R}_{\text{L}} = 0.15 \text{ } \Omega\text{), T}_{\text{A}} = 25^{\circ}\text{C, unless otherwise specified.}$ 



<sup>(1)</sup> The typical curve for overvoltage protection (OVP) is measured in closed loop using the *Typical Application Circuit*. The OVP value is found by forcing an open circuit in the LED1 and LED2 path and recording the peak value of V<sub>OUT</sub>. The value given in *Electrical Characteristics* is found in an open-loop configuration by ramping the voltage at OUT until the OVP comparator trips. The closed loop data can appear higher due to the stored energy in the inductor being dumped into the output capacitor after the OVP comparator trips. At worst case is an open circuit condition where the output voltage can continue to rise after the OVP comparator trips by approximately I<sub>IN</sub>× sqrt (L/C<sub>OUT</sub>).

Submit Documentation Feedback

Figure 24. Indicator Current vs VIN

(Torch Brightness Register Bits[7:6] = 01)


Figure 25. Indicator Current vs VIN

(Torch Brightness Register Bits[7:6] = 10)



## **Typical Characteristics (continued)**

 $V_{IN}=3.6~V,~LEDs~are~Lumiled~PWF-4,~C_{OUT}=10~\mu F,~C_{IN}=4.7~\mu F,~L=FDSE0312-2R2~(2.2~\mu H,~R_L=0.15~\Omega),~T_A=25^{\circ}C,~unless~otherwise~specified.$ 






Figure 27. NTC Comparator Trip Threshold vs V<sub>IN</sub>



## 7 Detailed Description

#### 7.1 Overview

The LM3554 is a high-power white-LED flash driver capable of delivering up to 1.2-A of LED current into a single LED, or up to 600 mA into two parallel LEDs. The device incorporates a 2-MHz constant frequency, synchronous, current mode PWM boost converter, and two high-side current sources to regulate the LED current over the 2.5-V to 5.5-V input voltage range.

The LM3554 operates in two modes: LED mode or constant voltage-output mode. In LED mode when the output voltage is greater than  $V_{IN}$  – 150 mV, the PWM converter switches and maintains at least 300 mV ( $V_{HR}$ ) across both current sources (LED1 and LED2). This minimum headroom voltage ensures that the current sinks remain in regulation. When the input voltage is above  $V_{LED}$  +  $V_{HR}$ , the device operates in pass mode with the device not switching and the PFET on continuously. In pass mode the difference between ( $V_{IN}$  –  $I_{LED}$  ×  $R_{ON\_P}$ ) and  $V_{LED}$  is dropped across the current sources. If the device is operating in pass mode, and  $V_{IN}$  drops to a point that forces the device into switching, the device goes into switching mode one time. The LM3554 remains in switching mode until the device is shut down and re-enabled. This is true even if  $V_{IN}$  rises back above  $V_{LED}$  + 300 mV during the current flash or torch cycle. This prevents the LED current from oscillating when  $V_{IN}$  is operating close to  $V_{OUT}$ .


In voltage-output mode the LM3554 operates as a voltage output boost converter with selectable output voltages of 4.5 V and 5 V. In this mode the LM3554 is able to deliver up to typically 5 W of output power. At light loads and in voltage-output mode the PWM switching converter changes over to a pulsed frequency regulation mode and only switches as necessary to ensure proper LED current or output voltage regulation. This allows for improved light load efficiency compared to converters that operate in fixed-frequency PWM mode at all load currents.

Additional features of the LM3554 include four logic inputs, an internal comparator for LED thermal sensing, and a low-power indicator LED current source. The STROBE input provides a hardware flash mode enable. The ENVM/TX2/GPIO2 input is configurable as a hardware voltage-output mode enable (ENVM), an active high flash interrupt that forces the device from flash mode to a low-power TORCH mode (TX2), or as a programmable logic input/output (GPIO2). The TX1 input is configurable as an active high flash interrupt that forces the device from flash mode to a low-power torch mode (TX1), as a hardware torch mode enable (TORCH), or as a programmable logic input/output (GPIO1) . The HWEN input provides for an active low hardware shutdown of the device. Finally, the LEDI/NTC pin is configurable as a low-power indicator LED driver (LEDI), or as a threshold detector for thermal sensing (NTC). In NTC mode when the threshold (V<sub>TRIP</sub>) at the LEDI/NTC pin is crossed (V<sub>LEDI/NTC</sub> falling), the flash pulse is forced to the torch current setting, or into shutdown depending on the NTC shutdown bit setting.

The device is controlled via an I<sup>2</sup>C-compatible interface. This includes switchover from LED to voltage-output mode, adjustment of the LED current in torch mode, adjustment of the LED current in flash mode, adjustment of the indicator LED currents, changing the flash LED current duration, changing the switch current limit. Additionally, there are 5 flag bits that can be read back indicating flash current timeout, overtemperature condition, LED failure (open or short), LED thermal failure, and an input voltage fault.



## 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 Start-Up

The device is turned on through bits [2:0] of the Torch Brightness Register (0xA0), bits [2:0] of the Flash Brightness Register (0xB0), the ENVM input, or the STROBE input. Bits [1:0] of the Torch Brightness Register or Flash Brightness Register enables/disables the current sources (LED1, LED2, and LEDI). Bit [2] enables/disables the voltage-output mode. A logic high at STROBE enables flash mode. A logic high on the ENVM input forces the LM3554 into voltage-output mode.

On start-up, when  $V_{OUT}$  is less than  $V_{IN}$  the internal synchronous PFET turns on as a current source and delivers typically 350 mA to the output capacitor. During this time all current sources (LED1, LED2, and LEDI) are off. When the voltage across the output capacitor reaches 2.2 V, the current sources can turn on. At turnon the current sources step through each flash or torch level until the target LED current is reached (16  $\mu$ s/step). This gives the device a controlled turnon and limits inrush current from the  $V_{IN}$  supply.

#### 7.3.2 Overvoltage Protection

The output voltage is limited to typically 5.6 V (5.7 V maximum). In situations such as the current source open, the LM3554 raises the output voltage in order to keep the LED current at its target value. When  $V_{OUT}$  reaches 5.6 V the overvoltage comparator trips and turns off both the internal NFET and PFET. When  $V_{OUT}$  falls below 5.4 V (typical), the LM3554 begins switching again.

#### 7.3.3 Current Limit

The LM3554 features four selectable current limits: 1 A, 1.5 A, 2 A, and 2.5 A. These are selectable through the I<sup>2</sup>C-compatible interface via bits 5 (CL0) and 6 (CL1) of the Flash Duration Register. When the current limit is reached, the LM3554 device stops switching for the remainder of the switching cycle.



Because the current limit is sensed in the NMOS switch there is no mechanism to limit the current when the device operates in pass mode. In situations where there could potentially be large load currents at OUT, and the LM3554 is operating in Pass mode, the load current must be limited to 2.5 A. In boost mode or pass mode if  $V_{OUT}$  falls below approximately 2.3 V, the device stops switching, and the PFET operates as a current source limiting the current to typically 350 mA. This prevents damage to the LM3554 and excessive current draw from the battery during output short circuit conditions.

## 7.3.4 Flash Termination (Strobe-Initiated Flash)

Bit [7] of the Flash Brightness Register (STR bit) determines how the flash pulse terminates with STROBE-initated flash pulses. With the STR bit = 1 the Flash current pulseonly terminates by reaching the end of the flash-timeout period. With STR = 0, Flash mode can be terminated by pulling STROBE low, or by allowing the flash-timeout period to elapse. If STR = 0 and STROBE is toggled before the end of the flash-timeout period, the timeout period resets on the rising edge of STROBE. See LM3554 Timing Diagrams regarding the flash pulse termination for the different STR bit settings.

After the flash pulse terminates, either by a flash timeout, or pulling STROBE low, LED1 and LED2 turn completely off. This happens even when Torch is enabled via the  $I^2C$ -compatible interface, and the flash pulse is turned on by toggling STROBE. After a flash event ends the EN1, EN0 bits (bits [1:0] of the Torch Brightness Register, or Flash Brightness Register) are automatically re-written with (0, 0).

#### 7.3.5 Flash Termination (I<sup>2</sup>C-Initiated Flash)

For I<sup>2</sup>C-initiated flash pulses, the flash LED current can be terminated by either waiting for the timeout duration to expire or by writing a (0, 0) to bits [1:0] of the Torch Brightness Register, or Flash Brightness Register. If the timeout duration is allowed to elapse, the flash enable bits of the Torch Brightness and Flash Brightness Registers are automatically reset to 0.

#### 7.3.6 Flash Timeout

The flash timeout period sets the duration of the flash current pulse. Bits [4:0] of the Flash Duration Register programs the 32 different flash timeout levels in steps of 32 ms giving a flash timeout range of 32 ms to 1024 ms (see Table 4).

#### 7.3.7 Torch Mode

In torch mode the current sources LED1 and LED2 each provide 8 different current levels (see Table 2). The torch currents are adjusted by writing to bits [5:3] of the Torch Brightness Register. Torch mode is activated by setting Torch Brightness Register bits [1:0] to (1, 0) or Flash Brightness bits [1:0] to (1, 0). Once the torch mode is enabled the current sources ramp up to the programmed torch current level by stepping through all of the torch currents at 16 µs/step until the programmed torch current level is reached.

### 7.3.8 TX1/Torch

The TX1/TORCH/GPIO1 input has a triple function. With Configuration Register 1 Bit [7] = 0 (default), TX1/TORCH/GPIO1 is a power amplifier synchronization input (TX1 mode). This is designed to reduce the current pulled from the battery during an RF power amplifier transmit event. When the LM3554 is engaged in a flash event, and the TX1 pin is pulled high, both LED1 and LED2 are forced into torch mode at the programmed torch current setting. If the TX1 pin is then pulled low before the flash pulse terminates the LED current ramps back to the previous flash current level. At the end of the flash timeout whether the TX1 pin is high or low, the LED current turns off.

With the Configuration Register Bit [7] = 1, TX1/TORCH/GPIO1 is configured as a hardware torch mode enable (TORCH). In this mode a high at TORCH turns on the LED current sources in torch mode. STROBE (or  $I^2$ -initiated flash) takes precedence over the TORCH mode input. Figure 37 details the functionality of the hardware TORCH mode. Additionally, when a flash pulse is initiated during hardware TORCH mode, the hardware torch mode bit is reset at the end of the flash pulse. In order to re-enter hardware torch mode, bit [7] of Configuration Register 1 would have to be re-written with a 1.

The TX1/TORCH/GPIO1 input can also be configured as a GPIO input/output. for details on this, refer to the GPIO Register section of the datasheet.



#### 7.3.9 ENVM/TX2/GPIO2

The ENVM/TX2/GPIO2/INT pin has four functions. In ENVM mode (Configuration Register 1 bit [5] = 0), the ENVM/TX2/GPIO2/INT pin is an active high logic input that forces the LM3554 into voltage-output mode. In TX2 mode (Configuration Register 1 bit [5] = 1), the ENVM/TX2/GPIO2/INT pin is a Power Amplifier Synchronization input that forces the LM3554 from Flash mode into Torch mode. In GPIO2 mode (GPIO Register Bit [3] = 1) the ENVM/TX2/GPIO2/INT pin is configured as a general purpose logic input/output and controlled via bits[3:5] of the GPIO Register. In INT mode the ENVM/TX2/GPIO2/INT pin is a hardware interrupt output which pulls low when the LM3554 is in NTC mode, and the voltage at LEDI/NTC falls below  $V_{TRIP}$ .

In TX2 mode, when Configuration Register 1 bit [6] = 0 the ENVM/TX2/GPIO2 pin is an active low transmit interrupt input. Under this condition, when the LM3554 is engaged in a flash event, and ENVM/TX2/GPIO2 is pulled low, both LED1 and LED2 are forced into either torch mode or LED shutdown depending on the logic state of Configuration Register 2 bit [0]. In TX2 mode with Configuration Register 1 bit [6] = 1, the ENVM/TX2/GPIO2 pin is an active high transmit interrupt. Under this condition when the LM3554 is engaged in a Flash event, and the TX2 pin is driven high, both LED1 and LED2 are forced into torch mode or LED shutdown, depending on the logic state of Configuration Register 2 bit [0]. After a TX2 event, if the ENVM/TX2/GPIO2 pin is disengaged, and the TX2 Shutdown bit is set to force Torch mode, the LED current ramps back to the previous Flash current level. If the TX2 shutdown bit is programmed to force LED shutdown upon a TX2 event the Flags Register must be read to resume normal LED operation. Table 5, Figure 33, and Figure 34 detail the Functionality of the ENVM/TX2 input.

## 7.3.9.1 ENVM/TX2/GPIO2/INT as an Interrupt Output

In GPIO2 mode the ENVM/TX2/GPIO2 pin can be made to reflect the inverse of the LED Thermal Fault flag (bit[5] in the Flags Register). To configure the LM3554 for this feature:

set GPIO Register Bit [6] = 1 (NTC External Flag)

set GPIO Register Bit [3] = 1 (GPIO2 mode)

set GPIO Register Bit [4] = 1 (GPIO2 is an output)

set Configuration Register 1 Bit [3] = 1 (NTC mode)

When the voltage at the LEDI/NTC pin falls below  $V_{TRIP}$  (1.05 V typical), the LED Thermal Fault Flag (bit [5] in the Flags Register) is set, and the ENVM/TX2/GPIO2/INT pin is forced low. In this mode the interrupt can only be reset to the open-drain state by reading back the Flags register.

#### 7.3.10 Indicator LED/Thermistor (LEDI/NTC)

The LEDI/NTC pin serves a dual function: either as an LED indicator driver or as a threshold detector for a negative temperature coefficient (NTC) thermistor.

#### 7.3.10.1 LED Indicator Mode (LEDI)

LEDI/NTC is configured as an LED indicator driver by setting Configuration Register 1 bit [3] = (0) and Torch Brightness Register bits [1:0] = (0, 1), or Flash Brightness Register bits [1:0] = (0, 1). In Indicator mode there are 4 different current levels available (2.3 mA, 4.6 mA, 6.9 mA, 8.2 mA). Bits [7:6] of the Torch Brightness Register set the 4 different indicator current levels. The LEDI current source has a 1-V typical headroom voltage.

#### 7.3.10.2 Thermal Comparator Mode (NTC)

Writing a 1 to Configuration Register 1 bit [3] disables the indicator current source and configures the LEDI/NTC pin as a detector for an NTC thermistor. In this mode LEDI/NTC becomes the negative input of an internal comparator with the positive input internally connected to a reference ( $V_{TRIP} = 1.05 \text{ V}$  typical). Additionally, Configuration Register 2 bit [1] determines the action the device takes if the voltage at LEDI/NTC falls below  $V_{TRIP}$  (while the device is in NTC mode). With the Configuration Register 2 bit [1] = 0, the LM3554 is forced into torch mode when the voltage at LEDI/NTC falls below  $V_{TRIP}$ . With the Configuration Register 2 bit [1] = 1 the



device shuts down the current sources when  $V_{LEDI/NTC}$  falls below  $V_{TRIP}$ . When the LM3554 is forced from flash into torch (by  $V_{LEDI/NTC}$  falling below  $V_{TRIP}$ ), normal LED operation (during the same flash pulse) can only be restarted by reading from the Flags Register (0xD0) and ensuring the voltage at  $V_{LEDI/NTC}$  is above  $V_{TRIP}$ . When VLEDI/NTC falls below VTRIP, and the Flags register is cleared, the LM3554 goes through a 250- $\mu$ s deglitch time before the flash current falls to either torch mode or goes into shutdown.

#### 7.3.11 Alternative External Torch (AET Mode)

Configuration Register 2 bit [2] programs the LM3554 for AET mode. With this bit set to 0 (default) TX1/TORCH is a transmit interrupt that forces torch mode only during a flash event. For example, if TX1/TORCH goes high during a flash event then the LEDs is forced into torch mode only for the duration of the timeout counter. At the end of the timeout counter the LEDs turn off.

With Configuration Register 2 bit [2] set to (1) the operation of TX1/TORCH becomes dependent on its occurrence relative to STROBE. In this mode if TX1/TORCH goes high first, then STROBE goes high, the LEDs are forced into torch mode with no timeout. In this mode if TX1/TORCH goes high after STROBE has gone high then the TX1/TORCH pin operates as a normal TX interrupt, and the LEDs turn off at the end of the timeout duration. (See LM3554 Timing Diagrams, Figure 35, and Figure 36.)

#### 7.3.12 Input Voltage Monitor

The LM3554 has an internal comparator that monitors the voltage at IN, which can force the LED current into torch mode or into shutdown if  $V_{IN}$  falls below the programmable VIN monitor threshold. Bit 0 in the VIN Monitor Register (0x80) enables or disables this feature. When enabled, bits 1 and 2 program the four adjustable thresholds of 3.1 V, 3.2 V, 3.3 V, and 3.4 V. Bit 3 in Configuration Register 2 (0xF0) selects whether an undervoltage event forces torch mode or forces the LEDs off. See /Table 7 and /Table 9 for additional information.

There is a set 100-mV hysteresis for the input voltage monitor. When the input voltage monitor is active, and  $V_{IN}$  falls below the programmed VIN monitor threshold, the LEDs either turn off or their current is reduced to the programmed torch current setting. To reset the LED current to its previous level, two things must occur. First,  $V_{IN}$  must go at least 100 mV above the UVLO threshold and secondly, the Flags Register must be read back.

#### 7.3.13 LM3554 Timing Diagrams




Figure 28. Normal Torch-to-Flash Operation (Default, Power On or LM3554 Reset State)






Figure 29. TX1 Event During A Flash Event (Default State,TX1/Torch is an Active High TX Input)




Figure 30. TX1 Event Before and After Flash Event (Default State, TX1/Torch is an Active High TX Input)




Figure 31. Strobe Input is Level Sensitive (Default State, STR Bit = 0)






Figure 32. Strobe Input is Edge Sensitive (STR Bit = 1)




Figure 33. ENVM/TX2 Pin is Configured as an Active High TX Input






Figure 34. ENVM/TX2 Pin is Configured as an Active Low TX Input




Figure 35. Alternative External Torch Mode (TX1/Torch Turns on Before Strobe)




Figure 36. Alternative External Torch Mode (Strobe Goes High Before TX1/Torch, Same As Default With SEM = 0)

Copyright © 2009–2016, Texas Instruments Incorporated




Figure 37. TX1/Torch Configured as a Hardware Torch Input

#### 7.3.14 Flags Register and Fault Indicators

The Flags Register (0xD0) contains the Interrupt and fault indicators. Five fault flags are available in the LM3554. These include a thermal shutdown, an LED failure flag (LEDF), a Timeout indicator Flag (TO), a LED Thermal Flag (NTC), and a VIN Monitor Flag. Additionally, two interrupt flag bits TX1 interrupt and TX2 interrupt indicate a change of state of the TX1/TORCH pin (TX1 mode) and ENVM/TX2 pin (TX2 mode). Reading back a 1 indicates the TX lines have changed state since the last read of the Flags Register. A read of the Flags Register resets these bits.

#### 7.3.15 Thermal Shutdown

When the device die temperature reaches 150°C the boost converter shuts down, and the NFET and PFET turn off. Additionally, all three current sources (LED1, LED2, and LEDI) turn off. When the thermal shutdown threshold is tripped a 1 is written to bit [1] of the Flag Register (Thermal Shutdown bit). The LM3554 starts up again when the die temperature falls to below 135°C.

During heavy load conditions when the internal power dissipation in the device causes thermal shutdown, the device turns off and starts up again after the die temperature cools, resulting in a pulsed on/off operation. The OVT bit, however, is only written once. To reset the OVT bit pull HWEN low, power down the LM3554, or read the Flags Register.

#### 7.3.16 LED Fault

The LED Fault flag (bit 2 of the Flags Register) reads back a 1 if the part is active in flash or torch mode and either LED1 or LED2 experience an open or short condition. An LED open condition is signaled if the OVP threshold is crossed at OUT while the device is in flash or torch mode. An LED short condition is signaled if the voltage at LED1 or LED2 goes below 500 mV while the device is in torch or flash mode.

There is a delay of 250  $\mu$ s before the LEDF flag is valid on a LED short. This is the time from when VLED falls below the LED short threshold of 500 mV (typical) to when the fault flag is valid. There is a delay of 2  $\mu$ s from when the LEDF flag is valid on an LED open. This delay is the time between when the OVP threshold is triggered and when the fault flag is valid. The LEDF flag can only be reset to 0 by pulling HWEN low, removing power to the LM3554, or reading the Flags Register.

#### 7.3.17 Flash Timeout

The TO flag (bit [0] of the Flags Register) reads back a 1 if the LM3554 is active in flash mode and the timeout period expires before the flash pulse is terminated. The flash pulse can be terminated before the timeout period expires by pulling the STROBE pin low (with STR bit 0), or by writing a 0 to bit 0 or 1 of the Torch Brightness Register or the Flash Brightness Register. The TO flag is reset to 0 by pulling HWEN low, removing power to the LM3554 device, reading the Flags Register, or when the next flash pulse is triggered.



#### 7.3.18 LED Thermal Fault

The NTC flag (bit [5] of the Flags Register) reads back a 1 if the LM3554 is active in flash or torch mode, the device is in NTC mode, and the voltage at LEDI/NTC has fallen below  $V_{TRIP}$  (1.05 V typical). When this has happened and the LM3554 has been forced into torch or LED shutdown (depending on the state of Configuration Register 2 bit [1], the Flags Register must be read in order to place the device back in normal operation. (See *Thermal Comparator Mode (NTC)* for more details.)

## 7.3.19 Input Voltage Monitor Fault

The  $V_{IN}$  Monitor Flag (bit [6] of the Flag Register) reads back a 1 when the Input Voltage Monitor is enabled and  $V_{IN}$  falls below the programmed VIN Monitor threshold. This flag must be read back in order to resume normal operation after the LED current has been forced to Torch mode or turned off due to a VIN Monitor event.

#### 7.3.20 TX1 And TX2 Interrupt Flags

The TX1 and TX2 interrupt flags (bits [3] and [4]) indicate a TX event on the TX1/TORCH and ENVM/TX2 pins. Bit 3 is read back a 1 if TX1/TORCH is in TX1 mode and the pin has changed from low to high since the last read of the Flags Register. Bit 4 reads back a 1 if ENVM/TX2 is in TX2 mode and the pin has had a TX event since the last read of the Flags Register. A read of the Flags Register automatically resets these bits.

The ENVM/TX2/GPIO2 pin, when configured in TX2 mode, has a TX event that can be either a high-to-low transition or a low-to-high transition depending on the setting of the TX2 polarity bit (see Table 6).

#### 7.3.21 Light Load Disable

Configuration Register 1 bit [0] = 1 disables the light load comparator. With this bit set to 0 (default) the light load comparator is enabled. Light load mode only applies when the LM3554 is active in voltage-output mode. In LED mode the light load comparator is always disabled. When the light load comparator is disabled the LM3554 operates at a constant frequency down to  $I_{LOAD} = 0$ . Disabling light load can be useful when a more predictable switching frequency across the entire load current range is desired.

#### 7.4 Device Functional Modes

#### 7.4.1 Flash Mode

In flash mode the LED current sources (LED1 and LED2) each provide 16 different current levels from typically 34 mA to approximately 600 mA. The flash currents are set by writing to bits [6:3] of the Flash Brightness Resister. Flash mode is activated by either writing a (1, 1) to bits [1:0] of the Torch Brightness Register, writing a (1, 1) to bit [1:0] of the Flash Brightness Register, or by pulling the STROBE pin high. Once the Flash sequence is activated, both current sinks (LED1 and LED2) ramps up to the programmed Flash current by stepping through all Flash levels (16 µs/step) until the programmed current is reached.

#### 7.4.2 Pass Mode

Once the output voltage charges up to  $V_{IN}$  – 150 mV the the device operates either in pass mode or boost mode. If the voltage difference between  $V_{OUT}$  and  $V_{LED}$  is less than 300 mV, the device transitions in boost mode. If the difference between  $V_{OUT}$  and  $V_{LED}$  is greater than 300 mV, the device operates in pass mode. In pass mode the boost converter stops switching, and the synchronous PFET turns fully on bringing  $V_{OUT}$  up to  $V_{IN}$  –  $I_{IN}$  ×  $R_{PMOS}$  ( $R_{PMOS}$  = 150 m $\Omega$ ). In pass mode the inductor current is not limited by the peak current limit. In this situation the output current must be limited to 2.5A.

#### 7.4.3 Voltage-Output Mode

Bit 2 (VM) of the Torch Brightness Register, bit 2 (VM) of the Flash Brightness Register, or the ENVM input enables or disables the voltage-output mode. In voltage-output mode the device operates as a simple boost converter with two selectable voltage levels (4.5 V and 5 V). Write a 1 to bit 1 (OV) of Configuration Register 1 to set  $V_{OUT}$  to 5 V. Write a 0 to this bit to set  $V_{OUT}$  to 4.5 V. In voltage-output mode the LED current sources can continue to operate; however, the difference between  $V_{OUT}$  and  $V_{LED}$  is dropped across the current sources. (See *Maximum Output Power*.) In voltage-output mode when  $V_{IN}$  is greater than  $V_{OUT}$  the LM3554 device operates in pass mode (see *Pass Mode*).

## **Device Functional Modes (continued)**

At light loads the LM3554 switches over to a pulsed frequency mode operation (light load comparator enabled). In this mode the device only switches as necessary to maintain  $V_{OUT}$  within regulation. This mode provides a better efficiency due to the reduction in switching losses which become a larger portion of the total power loss at light loads.

#### 7.5 Programming

#### 7.5.1 I<sup>2</sup>C-Compatible Interface

#### 7.5.1.1 Start and Stop Conditions

The LM3554 is controlled via an I<sup>2</sup>C-compatible interface. START and STOP conditions classify the beginning and end of the I<sup>2</sup>C session. A START condition is defined as SDA transitioning from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates the START and STOP conditions.




Figure 38. Start and Stop Sequences

The I<sup>2</sup>C bus is considered busy after a START condition and free after a STOP condition. During data transmission the I<sup>2</sup>C master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. Figure 1 and Figure 39 show the SDA and SCL signal timing for the I<sup>2</sup>C-Compatible Bus. See *Electrical Characteristics* for timing values.




Figure 39. I<sup>2</sup>C-Compatible Timing

#### 7.5.1.2 PC-Compatible Chip Address

The device address for the LM3554 is 1010011 (53). After the START condition, the  $I^2C$  master sends the 7-bit address followed by an eighth bit, read or write (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.



## Programming (continued)




Figure 40. Device Address

#### 7.5.1.3 Transferring Data

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master releases SDA (HIGH) during the 9th clock pulse (write mode). The LM3554 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received.

## 7.6 Register Maps


## 7.6.1 Register Descriptions

Table 1. LM3554 Internal Registers

REGISTER NAME	INTERNAL HEX ADDRESS	POWER ON OR RESET VALUE
Torch Brightness	0xA0	0x50
Flash Brightness	0xB0	0x68
Flash Duration	0xC0	0x4F
Flag Register	0xD0	0x40
Configuration Register 1	0xE0	0x42
Configuration Register 2	0xF0	0xF0
GPIO Register	0x20	0x80
VIN Monitor Register	0x80	0xF0

#### 7.6.1.1 Torch Brightness Register

Bits [2:0] of the Torch Brightness Register, or bits [2:0] of the Flash Brightness Register place the device in shutdown or control the on/off state of Torch, Flash, the Indicator LED and the voltage-output mode (see Table 2). Writing to Torch Brightness Register bits [2:0] automatically updates the Flash Brightness Register bits [2:0]; writing to bits [2:0] of the Flash Brightness Register automatically updates bits [2:0] of the Torch Brightness Register. Bits [5:3] set the current level in Torch mode (see Table 2). Bits [7:6] set the LED Indicator current level (see Table 2).



**Torch Brightness Register Description** 




#### Table 2. Torch Brightness Register Bit Settings

Bit 7 (IND1) Bit 6 (IND0)	Bit 5 (TC2)	Bit 4 (TC1)	Bit 3 (TC0)	Bit 2 (VM)	Bit 1 (EN1)	Bit 0 (EN0)
Indicator Current Select Bits 00 = 2.3 mA 01 = 4.6 mA (default state) 10 = 6.9 mA 11 = 8.2 mA	Torch Current Sc 000 = 17 mA (34 001 = 35.5 mA (101 = 54 mA (101 = 73 mA (141 = 109 mA (121 = 1109 mA (121 =	MA total) 71 mA total) 78 mA total) 88 mA total) defa 66mA total) 80mA total) 218 mA total) 256 mA total)	ault state	Enable Bits 000 = Shutdown ( 001 = Indicator M 010 = Torch Mode 011 = Flash Mode 100 = voltage-out 101 = Voltage Ou 111 = Voltage Ou reset at end of tim	ode e (bits reset at tim put mode tput + Indicator M tput + Torch Mod tput + Flash Mod	lode e

#### 7.6.1.2 Flash Brightness Register

Bits [2:0] of the Torch Brightness Register, or bits [2:0] of the Flash Brightness Register place the device in shutdown or control the on/off state of Torch, Flash, the Indicator LED and the voltage-output mode. Writing to the Flash Brightness Register bits [2:0] automatically updates the Torch Brightness Register bits [2:0]. Bits [6:3] set the current level in Flash mode (see Table 3). Bit [7] sets the STROBE Termination select bit (STR) (see Table 3).




Flash Brightness Register Description

Table 3. Flash Brightness Register Bit Settings

Bit 7 (STR)	Bit 6 (FC3)	Bit 5 (FC2)	Bit 4 (FC1)	Bit 3 (FC0)	Bit 2 (VM)	Bit 1 (EN1)	Bit 0 (EN0)
STROBE Edge or Level Select 0 = (Level Sensitive) When STROBE goes high, flash current turns on and remain on for the duration the STROBE pin is held high or when flash timeout occurs, whichever comes first.(default) 1 = (Edge Triggered) When STROBE goes high, flash current turns on and remain on for the duration of the Flash Timeout.	Flash Current S 0000 = 35.5 m/ 0001 = 73 mA 0010 = 109 mA 0011 = 147.5 n 0100 = 182.5 n 0101 = 220.5 n 0110 = 259 mA 111 = 298 mA 1000 = 326 mA 1001 = 364.5 n 1010 = 402.5 n 1011 = 440.5 n 1110 = 480 mA 1101 = 518.5 n 1110 = 556.5 n 1111 = 595.5 n	A (71 mA total) (146 mA total) (218 mA total) A (295 mA total) A (365 mA total) A (365 mA total) (596 mA total) (652 mA total) A (729 mA total) A (805 mA total) A (805 mA total) A (805 mA total) A (801 mA total) A (1037 mA total) A (1037 mA total) A (1113 mA total)	al) al) al) al) al) al) al) al) btal) Default tal)		Enable Bits 000 = Shutdown 001 = Indicator i 010 = Torch mo 011 = Flash mod 100 = Voltage-o 110 = Voltage o 111 = Voltage o are reset at end	mode de de (bits reset at utput mode utput + indicator utput + torch mo utput + flash mo	mode ode

#### 7.6.1.3 Flash Duration Register

Bits [4:0] of the Flash Duration Register set the Flash Timeout duration. Bits [6:5] set the switch current limit. Bit [7] defaults as a 1 and is not used (see Table 4).



Flash Duration Register Description




## Table 4. Flash Duration Register Bit Settings

Bit 7 (Not used)	Bit 6 (CL1)	Bit 5 (CL0)	Bit 4 (T4)	Bit 3 (T3)	Bit 2 (T2)	Bit 1 (T1)	Bit 0 (T0)			
Reads Back '0'	Current Limit Sel	ect Bits	Flash Timeout S	elect Bits						
	00 = 1-A peak cu	ırrent limit	00000 = 32-ms t	imeout						
	01 = 1.5-A peak	current limit	00001 = 64-ms timeout							
	10 = 2-A peak c	10 = 2-A peak current limit		imeout						
	(default)		00011 = 128-ms timeout							
	11 = 2.5-A peak	current limit	00100 = 160-ms							
			00101 = 192-ms							
			00110 = 224-ms							
			00111 = 256-ms							
			01000 = 288-ms							
			01001 = 320-ms							
			01010 = 352-ms							
			01011 = 384-ms							
			01100 = 416-ms							
			01101 = 448-ms							
			01110 = 480-ms							
				timeout (default	)					
			10000 = 544-ms							
			10001 = 576-ms timeout							
			10010 = 608-ms							
			10011 = 640-ms							
			10100 = 672-ms							
			10101 = 704-ms							
			10110 = 736-ms							
			10111 = 768-ms							
			11000 = 800-ms							
			11001 = 832-ms							
			11010 = 864-ms							
			11011 = 896-ms timeout							
			11100 = 928-ms							
			11101 = 960-ms							
			11110 = 992-ms							
			11111 = 1024-m	s timeout						

## 7.6.1.4 Flags Register

The Flags Register holds the status of the flag bits indicating LED Failure, Over-Temperature, the Flash Timeout expiring, VIN Monitor Fault, LED over temperature (NTC), and a TX interrupt. (See and Table 5.)



Flags Register Description




## Table 5. Flags Register Bit Settings

Bit 7 (V <sub>IN</sub> Monitor Fault Fault)	Bit 6 (Unused)	Bit 5 (LED Thermal Fault)	Bit 4 (TX2 Interrupt)	Bit 3 (TX1 Interrupt )	Bit 2 (Led Fault)	Bit 1 (Thermal Shutdown)	Bit 0 (Flash Timeout)
0 = No Fault at VIN ( <b>default</b> )	Not Used (Reads Back 1	0 = LEDI/NTC pin is above V <sub>TRIP</sub> ( <b>default</b> )	0 = ENVM/TX2 has not changed state (default)	0 = TX1/TORCH has not changed state ( <b>default</b> )	0 = Proper LED Operation (default)	0 = Die Temperature below Thermal Shutdown Limit (default)	0 = Flash TimeOut did not expire ( <b>default</b> )
1 = Input Voltage Monitor is enabled and VIN has fallen below the programmed threshold		1 = LEDI/NTC has fallen below V <sub>TRIP</sub> (NTC mode only)	1 = ENVM/TX2 has changed state (TX2 mode only)	1 = TX1/TORCH pin has changed state (TX1 mode only)	1 = LED Failed (Open or Short	1 = Die Temperature has crossed the Thermal Shutdown Threshold	1 = Flash TimeOut Expired

## 7.6.1.5 Configuration Register 1

Configuration Register 1 holds the light load disable bit, the voltage mode select bit (OV), the external flash inhibit bit, the control bit for the LEDI/NTC pin, the control bit for ENVM to TX2 mode, the polarity selection bit for the TX2 input, and the control bit for the TX1/TORCH bit (see and Table 6).



## **Configuration Register 1 Description**


## Table 6. Configuration Register 1 Bit Settings

Bit 7 (Hardware Torch Mode Enable)	Bit 6 (TX2 Polarity)	Bit 5 (ENVM/TX2)	Bit 4 (N/A)	Bit 3 (LEDI/NTC)	Bit 2 (External Flash Inhibit)	Bit 1 (OV, Output Voltage Select)	Bit 0 (Disable Light Load )
0 = TX1/TORCH is a TX1 flash interrupt input (default)	0 = ENVM/TX2 pin is an active low Flash inhibit	0 = ENVM Mode The ENVM/TX2 pin is a logic input to enable Voltage Mode. A high on ENVM/TX2 forces voltage- output mode (default)	Reads Back '0'	0 = LEDI/NTC pin in Indicator mode (default)	0 = STROBE Input Enabled (default)	0 = Voltage Mode output voltage is 4.5 V	0 = Light load comparator is enabled. The LM3554 goes into PFM mode at light load (default).
1 = TX1/TORCH pin is a hardware TORCH enable	1 = ENVM/TX2 pin is an active high Flash inhibit (default)	1 = TX2 Mode The ENVM/TX2 is a Power Amplifier Synchronization input. A high on ENVM/TX2 forces the LM3554 from flash to torch mode.		1 = LEDI/NTC pin in Thermal Comparator Mode. Indicator current is disabled.	1 = STROBE Input Disabled	1 = Voltage Mode output voltage is 5 V ( <b>default</b> )	1 = Light load comparator is disabled. The LM3554 does not go into PFM mode at light load.



#### 7.6.1.6 Configuration Register 2

Configuration Register 2 contains the bits to select if TX2, NTC, and the VIN monitor force torch mode or force the flash LEDs into shutdown. Additionally, bit [2] (AET bit) selects the AET mode (see and Table 7).




## **Configuration Register 2 Description**

Table 7. Configuration Register 2 Bit Settings

			•	•	•		
Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (Not used)	Bit 4 (Not used)	Bit 3 (V <sub>IN</sub> Monitor Shutdown)	Bit 2 (AET mode)	Bit 1 (NTC Shutdown)	Bit 0 (TX2 Shutdown)
Reads Back 1	Reads Back 1	Reads Back 1	Reads Back 1	0 = If IN drops below the programmed threshold and the VIN Monitor feature is enabled, the LED's are forced into Torch mode (default)	0 = Normal operation for TX1/TORCH high before STROBE (TX1 mode only) default	0 = LEDI/NTC pin going below V <sub>TRIP</sub> forces the LEDs into Torch mode (NTC mode only) <b>default</b>	0 = TX2 event forces the LEDs into Torch mode (TX2 mode only) default
				1 = If IN drops below the programmed threshold and the VIN Monitor feature is enabled, the LED's turn off	1 = Alternative External Torch operation. TX1/TORCH high before STROBE forces Torch mode with no timeout (TX1 mode only)	1 = LEDI/NTC pin going below V <sub>TRIP</sub> forces the LEDs into shutdown (NTC mode only)	1 = TX2 event forces the LEDs into shutdown (TX2 mode only)

#### 7.6.1.7 GPIO Register

The GPIO register contains the control bits which change the state of the TX1/TORCH/GPIO1 pin and the ENVM/TX2/GPIO2 pin to general purpose I/O's (GPIO's). Additionally, bit[6] of this register configures the ENVM/TX2/GPIO2 as a hardware interrupt output reflecting the NTC flag bit in the Flags Register. and Table 8 describe the bit description and functionality of the GPIO register.



**GPIO** Register Description




## Table 8. GPIO Register Bit Settings

Bit 7 (Not Used)	Bit 6 (NTC External Flag)	Bit 5 (ENVM/TX2/GP IO2 data)	Bit 4 (ENVM/TX2/GP IO2 data direction)	Bit 3 (ENVM/TX2/GP IO2 Control)	Bit 2 (TX1/TORCH/G PIO1 data)	Bit 1 (TX1/TORCH/G PIO1 data direction)	Bit 0 (TX1/TORCH/G PIO1 Control)
Reads Back 1	0 = NTC External Flag mode is disabled ( <b>default</b> )	This bit is the read or write data for the ENVM/TX2/GPI O2 pin in GPIO mode (default is 0)	0 = ENVM/TX2/GPI O2 is a GPIO Input ( <b>default</b> )	0 = ENVM/TX2/GPI O2 is configured according to the Configuration Register bit 5 (default)	This bit is the read or write data for the TX1/TORCH/G PIO1 pin in GPIO mode (default is 0)	0 = TX1/TORCH/G PIO1 is a GPIO input ( <b>default</b> )	0 = TX1/TORCH/G PIO1 pin is configured as an active low reset input (default)
	1 = When ENVM/TX2/GPI O2 is configured as a GPIO output the ENVM/TX2/GPI O2 pin pulls low when the LED Thermal Fault Flag is set		1 = ENVM/TX2/GPI O2 is a GPIO Output	1 = ENVM/TX2/GPI O2 is configured as a GPIO		1 = TX!/TORCH/GP IO1 is an output	1 = TX1/TORCH/G PIO1 pin is configured as a GPIO

## 7.6.1.8 V<sub>IN</sub> Monitor Register

The  $V_{IN}$  Monitor Register controls the on/off state of the  $V_{IN}$  Monitor comparator as well as selects the 4 programmable thresholds. and Table 9 describe the bit settings of the  $V_{IN}$  Monitor feature.



## **VIN Monitor Register Description**

## Table 9. V<sub>IN</sub> Monitor Register Bit Settings

Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (Not used)	Bit 4 (Not used)	Bit 3 (Not used)	Bit 2 (VIN Threshold)	Bit 1 (V <sub>IN</sub> Threshold)	Bit 0 (V <sub>IN</sub> Monitor Enable)
Reads Back 1	Reads Back 1	Reads Back 1	Reads Back 1	Reads Back '0'	Def 01=3.2-V thresl 10 = 3.3-V thres	hold (V <sub>IN</sub> falling) <b>ault</b> nold (V <sub>IN</sub> falling) hold (V <sub>IN</sub> falling) hold (V <sub>IN</sub> falling)	0 = V <sub>IN</sub> Monitoring Comparator is disabled (default)
							1 = V <sub>IN</sub> Monitoring Comparator is enabled.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The LM3554 is a dual-string white-LED driver for LED camera flash applications. The dual high-side current sources allow for grounded cathode LEDs. The integrated boost provides the power for the current sources and can source up to 1.2 A from a single-cell Li+ voltage range.

## 8.2 Typical Application




Figure 41. LM3554 Typical Application

#### 8.2.1 Design Requirements

For typical LM3554 device applications, use the parameters listed in Table 10.

**Table 10. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Minimum input voltage	2.5 V
Programmable output voltage	4.5 V or 5 V
Programmable output current	37.5 mA to 1.2 A

**Table 11. Application Circuit Component List** 

COMPONENT	MANUFACTURER	VALUE	PART NUMBER	SIZE (mm)	RATING
L	TOKO	2.2 µH	FDSE0312-2R2M	3 × 3 × 1.2	2.3 A (0.2 Ω)
COUT	Murata	4.7 μF/10 μF	GRM188R60J475M, or GRM188R60J106M	0603 (1.6 × 0.8 ×0.8 )	6.3 V
CIN	Murata	4.7 μF	GRM185R60J475M	0603 (1.6 × 0.8 × 0.8 )	6.3 V
LEDs	Lumiled		LXCL-PWF4		1.5 A

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Capacitor Selection

The LM3554 is designed to operate with a at least a 4.7-µF ceramic output capacitor in LED mode and a 10-µF output capacitor in voltage-output mode. When the boost converter is running the output capacitor supplies the load current during the boost converters on-time. When the NMOS switch turns off the inductor energy is discharged through the internal PMOS switch supplying power to the load and restoring charge to the output capacitor. This causes a sag in the output voltage during the on time and a rise in the output voltage during the off time. The output capacitor is therefore chosen to limit the output ripple to an acceptable level depending on load current and input/output voltage differentials and also to ensure the converter remains stable.

For proper LED operation the output capacitor must be at least a 4.7- $\mu$ F ceramic (10- $\mu$ F in voltage-output mode). Larger capacitors such as 10  $\mu$ F or 22  $\mu$ F can be used if lower output voltage ripple is desired. To estimate the output voltage ripple considering the ripple due to capacitor discharge ( $\Delta V_Q$ ) and the ripple due to equivalent series resistance (ESR) of the capacitor ( $\Delta V_{ESR}$ ) use Equation 1 and Equation 2:

For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:

$$\Delta V_{Q} = \frac{I_{LED} \times (V_{OUT} - V_{IN})}{f_{SW} \times V_{OUT} \times C_{OUT}}$$
(1)

The output voltage ripple due to the output capacitors ESR is found by:

$$\Delta V_{ESR} = R_{ESR} x \left( \frac{I_{LED} x V_{OUT}}{V_{IN}} \right) + \Delta I_{L}$$

where 
$$V_{IN} \times (V_{OUT} - V_{IN})$$

$$\Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(2)

In ceramic capacitors the ESR is very low, thus the assumption is that that 80% of the output voltage ripple is due to capacitor discharge and 20% from ESR. Table 12 lists different manufacturers for various output capacitors and their case sizes suitable for use with the LM3554.

#### 8.2.2.2 Input Capacitor Selection

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the device boost converter switching and reduces noise on the devices input terminal that can feed through and disrupt internal analog signals. In the Figure 41 a 4.7-µF ceramic input capacitor works well. It is important to place the input capacitor as close to the device input (IN) terminals as possible. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents. Table 12 lists various input capacitors that or recommended for use with the LM3554.

Table 12. Recommended Input/Output Capacitors (X5R Dielectric)

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE (mm)	VOLTAGE RATING
TDK Corporation	C1608JB0J475K	4.7 µF	$0603 (1.6 \times 0.8 \times 0.8)$	6.3 V
TDK Corporation	C1608JB0J106M	10 μF	$0603 (1.6 \times 0.8 \times 0.8)$	6.3 V
TDK Corporation	C2012JB1C475K	4.7 µF	0805 (2 ×1.25 ×1.25)	16 V
TDK Corporation	C2012JB1A106M	10 μF	0805 (2 ×1.25 ×1.25)	10 V
TDK Corporation	C2012JB0J226M	22 μF	0805 (2 ×1.25 ×1.25)	6.3 V
Murata	GRM188R60J475KE19	4.7 µF	0603 (1.6 × 0.8 × 0.8 )	6.3 V
Murata	GRM21BR61C475KA88	4.7 µF	0805 (2 ×1.25 ×1.25)	16 V
Murata	GRM21BR61A106KE19	10 μF	0805 (2 ×1.25 ×1.25)	10 V
Murata	GRM21BR60J226ME39L	22 μF	0805 (2 ×1.25 ×1.25)	6.3 V



#### 8.2.2.3 Inductor Selection

The LM3554 is designed to use a  $2.2-\mu H$  inductor. Table 13 lists various inductors and their manufacturers that can work well with the LM3554. When the device is boosting ( $V_{OUT} > V_{IN}$ ) the inductor is typically the biggest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor must be greater than the maximum operating peak current of the LM3554. This prevents excess efficiency loss that can occur with inductors that operate in saturation and prevents over heating of the inductor and possible damage. For proper inductor operation and circuit performance ensure that the inductor saturation and the peak current limit setting of the LM3554 is greater than  $I_{PEAK}$  can be calculated by:

$$I_{PEAK} = \frac{I_{LOAD}}{\eta} \times \frac{V_{OUT}}{V_{IN}} + \Delta I_{L} \quad \text{where} \quad \Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$

where

- $f_{SW} = 2 \text{ MHz}$
- η can be found in Typical Characteristics

octeristics (3)

Table 13. Recommended Inductors

MANUFACTURER	L	PART NUMBER	DIMENSIONS (L×W×H)(mm)	I <sub>SAT</sub>
TOKO	2.2 µH	FDSE0312-2R2M	3 x 3 x1.2	2 A
TDK	2.2 µH	VLS252012T-2R2M1R3	2 × 2.5 ×1.2 mm	1.5 A
Coilcraft	2. 2µH	LPS4018-222ML	3.9 × 3.9 × 1.7 mm	2.3 A

#### 8.2.2.4 NTC Thermistor Selection

NTC thermistors have a temperature to resistance relationship of:

R(T) = R<sub>25°C</sub> x e 
$$\left[\beta \left(\frac{1}{\Gamma °C + 273} - \frac{1}{298}\right)\right]$$

where

- β is given in the thermistor datasheet
- R<sub>25C</sub> is the thermistors value at 25°C

• R<sub>25C</sub> is the thermistors value at 25 C

Figure 43 is chosen so that it is equal to:

$$R3 = \frac{R_{T(TRIP)} (V_{BIAS} - V_{TRIP})}{V_{TRIP}}$$

where

- R(T)<sub>TRIP</sub> is the thermistor value at the temperature trip point
- V<sub>BIAS</sub> is shown in Figure 43

• 
$$V_{TRIP} = 1.05V$$
 (typical) (5)

Choosing R3 here gives a more linear response around the temperature trip voltage. For example, with  $V_{BIAS}$  = 2.5 V, a thermistor whose nominal value at 25°C is 100 k $\Omega$  and a  $\beta$  = 4500 K, the trip point is chosen to be 93°C. The value of R(T) at 93°C is:

$$R(T) = 100 \text{ k}\Omega \times e^{\left[\beta \left(\frac{1}{93 + 273} - \frac{1}{298}\right)\right]} = 6.047 \text{ k}\Omega$$

R3 is then: 
$$\frac{6.047 \text{ k}\Omega \text{ x} (2.5 \text{ V} - 1 \text{ V})}{1 \text{ V}} = 9.071 \text{ k}\Omega$$
 (6)

Figure 42 shows the linearity of the thermistor resistive divider of the previous example.

Copyright © 2009–2016, Texas Instruments Incorporated

Submit Documentation Feedback

(4)




Figure 42. Thermistor Resistive Divider Response vs Temperature

Another useful equation for the thermistor resistive divider is developed by combining the equations for R3, and R(T) and solving for temperature. This is shown in Equation 7:

$$T(\,^{\circ}C) = \frac{\beta \times 298^{\circ}C}{298^{\circ}C \times LN \left[ \frac{V_{TRIP} \times R3}{(V_{BIAS} - V_{TRIP}) \times R_{25^{\circ}C}} \right] + \beta} - 273^{\circ}C$$
(7)

Using, for example,  $\operatorname{Excel}^{\otimes}$  spreadsheet software, different curves for the temperature trip point T (°C) can be created vs R3, Beta, or  $V_{BIAS}$  in order to help better choose the thermal components for practical values of thermistors, series resistors (R3), or reference voltages  $V_{BIAS}$ .

Programming bit [3] of the Configuration Register with a 1 selects thermal comparator mode making the LEDI/NTC pin a comparator input for flash LED thermal sensing. Figure 43 shows the internal block diagram of the thermal sensing circuit which is OR'd with both the TX1 and ENVM/TX2 (TX2 mode) to force the LM3554 from flash to torch mode. This is intended to prevent LED overheating during flash pulses.






Figure 43. Thermistor Voltage Divider and Sensing Circuit

#### 8.2.2.5 NTC Thermistor Placement

The termination of the thermistor must be done directly to the cathode of the flash LED in order to adequately couple the heat from the LED into the thermistor. Consequently, the noisy environment generated from the boost converter switching can introduce noise from GND into the thermistor sensing input. To filter out this noise it is necessary to place a 0.1-µF or larger ceramic capacitor close to the LEDI/NTC pin. The filter capacitor's return must also connect with a low-impedance trace, as close to the PGND pin of the device as possible.

#### 8.2.2.6 Maximum Load Current (Voltage Mode)

Assuming the power dissipation in the LM3554 and the ambient temperature are such that the device does not hit thermal shutdown, the maximum load current as a function of  $I_{PEAK}$  is:

$$I_{LOAD} = \frac{\left(I_{PEAK} - \Delta I_{L}\right) \times \eta \times V_{IN}}{V_{OUT}}$$

where

η is efficiency and is found in the efficiency curves in the Typical Characteristics

and

$$\Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(9)

Figure 44 shows the theoretical maximum output current vs theoretical efficiency at different input and output voltages using Equation 8 and Equation 9 for  $\Delta I_L$  and  $I_{LOAD}$  with a peak current of 2.5 A. Figure 44 represents the theoretical maximum output current (for the LM3554 in voltage-output mode) that the device can deliver just before hitting current limit.

Submit Documentation Feedback

(8)




Figure 44. LM3554 Maximum Output Current

## 8.2.2.7 Maximum Output Power

Output power is limited by three things: the peak current limit, the ambient temperature, and the maximum power dissipation in the package. If the LM3554's die temperature is below the absolute maximum rating of 125°C, the maximum output power can be over 6 W. However, any appreciable output current causes the internal power dissipation to increase and therefore increase the die temperature. This can be additionally compounded if the LED current sources are operating while the device is in voltage-output mode because the difference between  $V_{OUT}$  and  $V_{LED}$  is dropped across the current sources. Any circuit configuration must ensure that the die temperature remains below 125°C taking into account the ambient temperature derating.

#### 8.2.2.7.1 Voltage-Output Mode

In voltage-output mode the total power dissipated in the LM3554 can be approximated as:

$$P_{DISS} = P_N + P_P + P_{LED1} + P_{LED2} + P_{IND}$$

where

- P<sub>N</sub> is the power lost in the NFET
- P<sub>P</sub> is the PFET power loss

An approximate calculation of these losses gives:

$$P_{DISS} = \left[ \left( \frac{(V_{OUT} - V_{IN}) \times V_{OUT}}{V_{IN}^{2}} \right) \times I_{LOAD}^{2} \times R_{NFET} + \left( \frac{V_{OUT}}{V_{IN}} \right) \times I_{LOAD}^{2} \times R_{PFET} + (V_{OUT} - V_{LED}) \times I_{LED} + (V_{OUT} - V_{IND}) \times I_{IND} \right]$$

$$I_{LOAD} = I_{OUT} + I_{LED} + I_{IND}$$

$$I_{LED} = I_{LED1} + I_{LED2}$$

$$\tag{11}$$

Equation 11 consider the average current through the NFET and PFET. The actual power losses are higher due to the RMS currents and the quiescent power into IN. These, however, can give a decent approximation.

#### 8.2.2.7.2 LED Boost Mode

In LED mode with  $V_{OUT} > V_{IN}$  the device boost converter switches and make  $V_{OUT} = V_{LED} + 0.3$  V. In this situation the total power dissipated in the LM3554 is approximated as:



$$P_{DISS} = \left[ \left( \frac{\left( V_{LED} + 0.3V - V_{IN} \right) \times V_{LED} + 0.3V}{{V_{IN}}^2} \right) \times I_{LOAD}^2 \times R_{NFET} + \left( \frac{V_{LED} + 0.3V}{V_{IN}} \right) \times I_{LOAD}^2 \times R_{PFET} + 0.3V \times I_{LED} + \left( V_{LED} + 0.3V - V_{IND} \right) \times I_{IND} \right]$$

 $I_{LOAD} = I_{LED} + I_{IND}$ 

$$I_{LED} = I_{LED1} + I_{LED2}$$

$$\tag{12}$$

#### 8.2.2.7.3 LED Pass Mode

In LED mode with  $V_{IN} - I_{LOAD} \times R_{PFET} > V_{LED} + 0.3$  V, the LM3554 operates in pass mode. In this case, the NFET is off, and the PFET is fully on. The difference between  $V_{IN}$  -  $I_{LOAD} \times R_{PMOS}$  and  $V_{LED}$  are dropped across the current sources. In this situation the total power dissipated in the LM3554 is approximated as:

$$P_{DISS} = \left[I_{LOAD}^{2} \times R_{PFET} + \left(V_{IN} - R_{PFET} \times I_{LOAD} - V_{LED}\right) \times I_{LED} + \left(V_{IN} - R_{PFET} \times I_{LOAD} - V_{IND}\right) \times I_{IND}\right]$$

$$I_{1,OAD} = I_{1,ED} + I_{1ND}$$

$$I_{LED} = I_{LED1} + I_{LED2}$$
(13)

Once the total power dissipated in the LM3554 is calculated the ambient temperature and the thermal resistance of the 16-pin DSBGA (YFQ package) are used to calculate the total die temperature (or junction temperature T<sub>J</sub>).

As an example, assume the LM3554 is operating at  $V_{IN} = 3.6 \text{ V}$  and configured for voltage-output mode with  $V_{OUT} = 5 \text{ V}$  and  $I_{OUT} = 0.7 \text{ A}$ . The LED currents are then programmed in torch mode with 150 mA each at  $V_{LED} = 3.6 \text{ V}$ . Additionally, the indicator LED has 10 mA at  $V_{IND} = 3.6 \text{ V}$ . Using Equation 12 and Equation 13 above, the approximate total power dissipated in the device is:

$$P_{DISS} = 139 \text{ mW} + 357 \text{ mW} + 420 \text{ mW} + 14 \text{ mW} = 930 \text{ mW}$$
 (14)


The die temperature approximation is:

$$T_J = 0.93W \times 75.8^{\circ}C/W + 25^{\circ}C = 95.5^{\circ}C$$
 (15)


In this case the device can operate at these conditions. If then the ambient temperature is increased to 85°C, the die temperature would be 140.8°C; thus, the die temperature would be above the absolute maximum ratings, and the load current would need to be scaled back. This example demonstrates the steps required to estimate the amount of current derating based upon operating mode, circuit parameters, and the device's junction-to-ambient thermal resistance. In this example a thermal resistance of 75.8°C/W was used (JESD51-7 standard). Because thermal resistance from junction-to-ambient is largely PCB layout dependent, the actual number used likely may be different and must be taken into account when performing these calculations.




#### 8.2.3 Application Curves
















## 9 Power Supply Recommendations

The LM3554 is designed to operate from an input supply range of 2.5 V to 5.5 V. This input supply must be well regulated and provide the peak current required by the LED configuration and inductor selected.



## 10 Layout

## 10.1 Layout Guidelines

The high frequency and large switching currents of the LM3554 make the choice of layout important. Use the following steps as a reference to ensure the device is stable and maintains proper voltage and current regulation across its intended operating voltage and current range.

- 1. Place  $C_{\text{IN}}$  on the top layer (same layer as the LM3554) and as close to the device as possible. The input capacitor conducts the driver currents during the low-side MOSFET turnon and turnoff and can see current spikes over 1 A in amplitude. Connecting the input capacitor through short wide traces on both the IN and GND terminals reduces the inductive voltage spikes that occur during switching and which can corrupt the  $V_{\text{IN}}$  line.
- 2. Place C<sub>OUT</sub> on the top layer (same layer as the LM3554) and as close to the OUT and GND pins as possible. The returns for both C<sub>IN</sub> and C<sub>OUT</sub> must come together at one point, and as close to the GND pin as possible. Connecting C<sub>OUT</sub> through short wide traces reduces the series inductance on the OUT and GND pins that can corrupt the V<sub>OUT</sub> and GND lines and cause excessive noise in the device and surrounding circuitry.
- 3. Connect the inductor on the top layer close to the SW pin. There must be a low impedance connection from the inductor to SW due to the large DC inductor current, and at the same time the area occupied by the SW node must be small to reduce the capacitive coupling of the high dV/dt present at SW that can couple into nearby traces.
- 4. Avoid routing logic traces near the SW node to avoid any capacitively coupled voltages from SW onto any high-impedance logic lines such as TX1/TORCH/GPIO1, ENVM/TX2/GPIO2, HWEN, LEDI/NTC (NTC mode), SDA, and SCL. A good approach is to insert an inner layer GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the electric field generated at SW.
- 5. Terminate the flash LED cathodes directly to the GND pin of the device. If possible, route the LED returns with a dedicated path to keep the high amplitude LED currents out the GND plane. For flash LEDs that are routed relatively far away from the device, a good approach is to sandwich the forward and return current paths over the top of each other on two layers. This helps reduce the inductance of the LED current paths.
- 6. The NTC thermistor is intended to have its return path connected to the LED cathode. This allows the thermistor resistive divider voltage (V<sub>NTC</sub>) to trip the comparators threshold as V<sub>NTC</sub> is falling. Additionally, the thermistor-to-LED cathode junction can have low thermal resistivity because both the LED and the thermistor are electrically connected at GND. The drawback is that the thermistor return detects the switching currents from the boost converter of the LM3554. Because of this, it is necessary to have a filter capacitor at the NTC pin which terminates close to the device GND and which can conduct the switched currents to GND.

## 10.2 Layout Example




Figure 66. LM3554 Layout Example

Product Folder Links: LM3554

Submit Do



## 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 Documentation Support

#### 11.2.1 Related Documentation

For additional information, see the following:

AN1112 DSBGA Wafer Level Chip Scale Package (SNVA009)

## 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

Excel is a registered trademark of Microsoft Corp..

All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

26-Jan-2016

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3554TME/NOPB	ACTIVE	DSBGA	YFQ	16	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-30 to 85	SF	Samples
LM3554TMX/NOPB	ACTIVE	DSBGA	YFQ	16	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-30 to 85	SF	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**

26-Jan-2016

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2016

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3554TME/NOPB	DSBGA	YFQ	16	250	178.0	8.4	1.85	2.01	0.76	4.0	8.0	Q1
LM3554TMX/NOPB	DSBGA	YFQ	16	3000	178.0	8.4	1.85	2.01	0.76	4.0	8.0	Q1

www.ti.com 26-Jan-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3554TME/NOPB	DSBGA	YFQ	16	250	210.0	185.0	35.0
LM3554TMX/NOPB	DSBGA	YFQ	16	3000	210.0	185.0	35.0



 $NOTES: \quad A. \ All \ linear \ dimensions \ are \ in \ millimeters. \ Dimensioning \ and \ tolerancing \ per \ ASME \ Y14.5M-1994.$ 

B. This drawing is subject to change without notice.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.