











SCDS339B - JANUARY 2013-REVISED APRIL 2017

TS3A5223

TS3A5223 0.45 Ω 2-Channel SPDT Bidirectional Analog Switch

Features

- Low ON Resistance Switches
 - 0.45 Ω (Typical) at 3.6 V
 - 0.85 Ω (Typical) at 1.8 V
- Wide Supply Range: 1.65 V to 3.6 V
- 1.0 V Compatible Logic Interface
- High Switch Bandwidth 80 MHz
- 0.01% THD Across Entire Band
- Specified min Break-before-make
- Bi-directional Switching
- -75 dB Channel-to-Channel Crosstalk
- -70 dB Channel-to-Channel OFF Isolation of Very Low Power Dissipation and Leakage Currents
- Very Small QFN-10 Package: 1.8 mm x 1.4 mm
- ESD Protection on all Pins
 - 2 kV HBM, 500 V CDM

Applications

- Portable Electronics
- Smartphones, Tablets
- Home Electronics
- Wireline Communication

3 Description

The TS3A5223 is a high-speed 2-channel analog switch with break-before-make and bi-directional signal switching capability. The TS3A5223 can be used as a dual 2:1 multiplexer or a 1:2 dual demultiplexer.

The TS3A5223 offers very low ON resistance, very low THD, channel-to-channel crosstalk and very high OFF isolation. These features make TS3A5223 suitable for application in Audio signal routing and switching applications.

The TS3A5223 control logic supports 1 V - 3.6 V CMOS logic levels. The logic interface allows direct interface with a wide range of CPUs and microcontrollers without increasing the current drawn (I_{CC}) and thus lowering power from supply consumption.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3A5223	μQFN (10)	1.80 mm x 1.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Diagram






Table of Contents

1	Features 1		8.4 Device Functional Modes	1
2	Applications 1	9	Application and Implementation	. 12
3	Description 1		9.1 Application Information	12
4	Revision History2		9.2 Typical Application	12
5	Pin Configuration and Functions	10	Power Supply Recommendations	. 13
6	Specifications4	11	Layout	. 14
•	6.1 Absolute Maximum Ratings4		11.1 Layout Guidelines	14
	6.2 ESD Ratings		11.2 Layout Example	14
	6.3 Recommended Operating Conditions	12	Device and Documentation Support	. 18
	6.4 Thermal Information		12.1 Documentation Support	1
	6.5 Electrical Characteristics5		12.2 Receiving Notification of Documentation Updates	s 1
	6.6 Typical Characteristics		12.3 Community Resources	1
7	Parameter Measurement Information		12.4 Trademarks	1
8	Detailed Description 10		12.5 Electrostatic Discharge Caution	1
٠	8.1 Overview		12.6 Glossary	1
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	4
	8.3 Feature Description		Information	. 1

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2013) to Revision B

Page

Added the Device Information table, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
Changed the V_{Max} MAX value From: 3.6 V To: V_{CC} in the Recommended Operating Conditions table
Deleted: "dt/dv, SEL pin Input rise and fall time limit" from the Recommended Operating Conditions table
Deleted the Dissipation Ratings table

Changes from Original (January 2013) to Revision A


Page

Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

NAME	PIN NUMBER	DESCRIPTION								
VCC	1	Positive supply Input – Connect 1.65 V to 3.6 V supply voltage								
NC1	5									
NO1	2	Signal noth Innut/Outnut signal nine								
NC2	7	Signal path Input/Output signal pins								
NO2	10									
COM1, COM2	3, 9	Common signal path Input/Output signal pins								
GND	6	Ground reference pin								
SEL1, SEL2	4, 8	Select digital logic pin. Logic low connects COM to NC, Logic high connects COM to NO								



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

Specified at $T_A = -40$ °C to 85°C unless otherwise noted.

			VALUE	VALUE			
			MIN	MAX	UNIT		
VCC	Positive DC supply voltage		-0.3	4.3 ⁽²⁾	V		
V _{COM} V _{NO} V _{NC}	Analog voltage		-0.3	4.3(2)	V		
I _{COM} I _{NO} I _{NC}	On-state switch continuous current		±300	mA			
I _{COM} I _{NO} I _{NC}	On-state switch peak current (1ms pulse	On-state switch peak current (1ms pulse at 10% duty cycle)					
P _D	Total device power dissipation at T _A = 85°C	10-μQFN RSW		430	mW		
T _A	Operating free-air ambient temperature ra	ange	-40	85	°C		
TJ	Junction temperature range		-55	150	°C		
T _{stg}	Storage temperature range		-55	150	°C		

⁽¹⁾ Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electroptatio discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Positive DC supply voltage	1.65	3.6	V
V_{COM}, V_{NO}, V_{NC}	Analog voltage range	0	V_{CC}	V
V _{SEL1} V _{SEL2}	Digital logic voltage	0	V_{CC}	V
T _A	Operating free-air ambient temperature range	-40	85	۰C

6.4 Thermal Information

		TS3A5223	
	THERMAL METRIC ⁽¹⁾	RSW (UQFN)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	46.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	31.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Not rated for continuous operation, 0.5% duty cycle at 1 kHz recommended

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Specified over the recommended junction temperature range $T_A = T_J = -40^{\circ}\text{C}$ to 85°C Typical values are at $T_A = T_J = 25^{\circ}\text{C}$ (unless otherwise noted).


	PARAMETER	V _{CC} (V)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC CHARA	ACTERISTICS						
		3.6		0.8			
V_{IH}	High-level Input voltage SEL1, SEL2 inputs			0.8			V
		1.8		0.8			
		3.6				0.3	
V_{IL}	Low-level Input voltage SEL1, SEL2 inputs	2.3				0.3	V
i.c		1.8				0.3	
		3.6			0.45	0.6	
R _{ON}	Switch ON Resistance	2.3	$V_S = 0 \text{ to } V_{CC}, I_S = 100 \text{ mA},$		0.6	0.8	Ω
ON		1.8	V _{SEL} = 1 V, 0 V		0.85	1.2	
ΔR_{ON}	Difference of on-state resistance between switches	3.6	V _S = 2 V, 0.8 V, IS = 100 mA, V _{SFL} = 1 V, 0 V		0.05		Ω
		3.6			0.1	0.2	
R _{ON-FLAT}	ON resistance flatness	2.3	$V_S = 0 \text{ to } V_{CC}, IS = 100\text{mA},$		0.15	0.35	Ω
			V _{SEL} = 1 V, 0 V		0.4	0.65	
I _{OFF}	NC, NO pin leakage current when switch is off	3.6	V _S = 0.3 or 3.0V, V _{COM} = 3 or 0.3 V		5	90	nA
I _{S(ON)}	NC, NO pin leakage current when switch is on	3.6	V _S = 0.3 or 3.0V, V _{COM} = No Load		4	60	nA
I _{SEL}	Select pin input leakage current	Vs	V _S = 0 or 3.6 V			100	nA
I _{CC}	Quiescent supply current	3.6	$V_{SEL} = 0$ or V_{CC}		700	2000	nA
I _{CCLV}	Supply current change	3.6	V _{SEL} = 1 V to V _{SEL} = V _{CC}			200	nA
SWITCHING	G PARAMETERS ⁽¹⁾⁽²⁾						
		3.6			0.1		
t _{PHL}	Logic high to low propagation delay	2.5	$R_L = 50 \Omega, C_L = 35 pF$		0.2		ns
		1.8			0.2		
		3.6			0.1		
t _{PLH}	Logic low to high propagation delay	2.5	$R_L = 50 \Omega, C_L = 35 pF$		0.2		ns
		1.8	1		0.2		
t _{ON}	Turn-ON time	2.3 - 3.6	$R_L = 50 \Omega$, $C_L = 35 pF$, $V_S = 1.5 V$			70	ns
t _{OFF}	Turn-OFF time	2.3 - 3.6	$R_L = 50 \Omega$, $C_L = 35 pF$, $V_S = 1.5 V$			75	ns
t _{BBM}	Break-before-make time delay	3.6	$R_L = 50 \Omega$, $C_L = 35 pF$, $V_S = 1.5 V$	2	8		ns
Q _{INJ}	Charge Injection	3.6	C _L = 1 nF, V _S = 0 V		40		pC
AC CHARA	CTERISTICS						
BW	-3 dB Bandwidth	1.65 - 3.6	$R_L = 50 \Omega, C_L = 35 pF$		80		MHz
V _{ISO}	Channel OFF isolation	1.65 - 3.6	V _S = 1 Vrms, f = 100 kHz		-70		dB
V _{Xtalk}	Channel-to-Channel Crosstalk	1.65 - 3.6	V _S = 1 Vrms, f = 100kHz		-75		dB
THD	Total harmonic distortion	1.65 - 3.6	$R_L = 600 \Omega$, $V_{SEL} = 2 Vpk-pk$, $f = 20 Hz$ to 20 kHz		0.01%		
C _{SEL}	Select pin input capacitance	3.3	f = 1 MHz		3		pF
C _{ON}	NC, NO, and COM input capacitance when switch is on	3.3	f = 1 MHz		115		pF
C _{OFF}	NC, NO, and COM input capacitance when switch is off	3.3	f = 1 MHz		50		pF

⁽¹⁾ Rise and Fall propagation delays, t_{PHL} and t_{PLH}, are measured between 50% values of the input and the corresponding output signal amplitude transition.

⁽²⁾ Specified by characterization only. Validated during qualification. Not measured in production testing.



6.6 Typical Characteristics



Submit Documentation Feedback

Copyright © 2013–2017, Texas Instruments Incorporated



7 Parameter Measurement Information




Figure 7. ON-State Resistance (R_{ON})




Figure 8. Turn-On ($t_{\rm ON}$) and Turn-Off Time ($t_{\rm OFF}$)



Parameter Measurement Information (continued)




Figure 9. Break-Before-Make Time (t_{BBM})




Figure 10. TOTAL HARMONIC DISTORTION (THD)



Parameter Measurement Information (continued)




Figure 11. Crosstalk (X_{TALK})




Figure 12. OFF Isolation (O_{ISO})




8 Detailed Description

8.1 Overview

The TS3A5223 is a bidirectional, 2-channel, single-pole double-throw (2:1 SPDT) analog switch that is designed to operate from 1.65 V to 3.6 V. This switch solution comes in a small 1.4mm x 1.8 mm QFN package while maintaining excellent signal integrity, which makes the TS3A5223 suitable for a wide range of applications in personal electronics, portable instrumentation, and test and home electronics. The device maintains the signal integrity by its low ON-state resistance, excellent ON-state resistance matching, and total harmonic distortion (THD) performance. To prevent signal distortion during the transferring of a signal from one channel to another, the TS3A5223 device also has a specified break-before-make feature.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

8.3 Feature Description

8.3.1 Digital Logic Translation

The TS3A5223 devices supports down to 1-V logic signals irrespective of the supply voltage. The device accomplishes this with integrated level shifters on the digital input SEL1 and SEL2 pis.

8.3.2 Break-Before-Make

The TS3A5223 devices prevents signal distortions when switching signals between the NO and NC pins by completely turning off one signal path before turning on the other signal path. The break-before-make timing specifications are found in the *Electrical Characteristics* table.



8.4 Device Functional Modes

Logic low voltage on SEL1 or SEL2 pins connect the COM pin to NC pin.

Logic high voltage on SEL1 or SEL2 pins connect the COM pin to NO pin.

Table 1. TS3A5223 Function Table

SEL1	SEL2	COM1	COM2
0	0	NC1	NC2
1	1	NO1	NO2
1	0	NO1	NC2
0	1	NC1	NO2



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3A5223 switch is bidirectional, so the NO, NC and COM pins can be used as either inputs or outputs. This switch is typically used when there is only one signal path that needs to be able to communicate to 2 different signal paths.

9.2 Typical Application




Figure 13. Typical Application

9.2.1 Design Requirements

The TS3A5223 can be properly operated without any external components.

Unused, pins COM, NC, and NO may be left floating or grounded.

Digital control pins IN must be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin and cause excess current consumption. For more information, refer to the application note *Implications of Slow or Floating CMOS Inputs* (SCBA002).


9.2.2 Detailed Design Procedure

Ensure that all of the signals passing through the switch are within the ranges specified in *Recommended Operating Conditions* to ensure proper performance.



Typical Application (continued)

9.2.3 Application Curves



 $V_{CC} = 3.6 \text{ V}$

Figure 14. On-Resistance vs. Switch Input Voltage

10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute-maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence VCC on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components. A 0.1- μ F capacitor, connected from VCC to GND, is adequate for most applications.



11 Layout

11.1 Layout Guidelines

- TI recommends following common printed-circuit board layout guidelines to ensure reliability of the device.
- · Bypass capacitors should be used on power supplies.
- Short trace lengths should be used to avoid excessive loading.

11.2 Layout Example




Figure 15. Layout Example



12 Device and Documentation Support

12.1 Documentation Support

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

23-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TS3A5223RSWR	ACTIVE	UQFN	RSW	10	· · ·	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





23-Mar-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A5223RSWR	UQFN	RSW	10	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 23-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A5223RSWR	UQFN	RSW	10	3000	184.0	184.0	19.0




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-lead) package configuration.
- This package complies to JEDEC MO-288 variation UDEE, except minimum package height.



RSW (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.