1A, LI-ION, LI-POL BATTERY CHARGER WITH ADJUSTABLE BATTERY VOLTAGE

FEATURES

- **Pin Select Battery Voltage (4.06V/4.2V)**
- **Integrated Power FET and Current Sensor for Up to 1A Charge Applications From AC Adapter**
- **Precharge Conditioning With Safety Timer**
- **Charge and Power-Good Status Output**
- **Automatic Sleep Mode for Low Power Consumption**
- **Integrated Charge-Current Monitor**
- **Fixed 7-Hour Fast Charge Safety Timer**
- **Ideal for Low-Dropout Charger Designs for Single-Cell Li-Ion or Li-Pol Packs in Space-Limited Portable Applications**
- **Small 3-mm × 3-mm SON Package**

APPLICATIONS

- **PDAs, MP3 Players**
- **Digital Cameras**
- **Internet Appliances**
- **Smartphones**

DESCRIPTION

The bq24083 is highly integrated and flexible Li-Ion linear charge device targeted at space-limited charger applications. It offers an integrated power FET and current sensor, high-accuracy current and voltage regulation, charge status, and charge termination, in a single monolithic device. An external resistor sets the magnitude of the charge current. The bq24083 has an option of two output battery charge voltages: 4.06 V and 4.2 V.

The device charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety for charge termination. The device automatically restarts the charge if the battery voltage falls below an internal threshold. The device automatically enters sleep mode when the ac adapter is removed.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

T_J	CHARGE REGULATION VOLTAGE (V)	FUNCTIONS	FAST-CHARGE TIMER (HOURS)	PART NUMBER[1][2]	MARKINGS
−40°C to 125°C	4.2/ 4.06	$\overline{CE}$, $\overline{PG}$, and VBSEL	7	bq24083DRCT	CFZ
				bq24083DRCR	

(1) The DRC package is available taped and reeled only in quantities of 3,000 devices per reel.
(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

DISSIPATION RATINGS

PACKAGE	$R_{\theta JA}$	$R_{\theta JC}$	$T_A < 40°C$ POWER RATING	DERATING FACTOR ABOVE $T_A = 40°C$
DRC[1]	46.87 °C/W	4.95 °C/W	1.5 W	0.021 W/°C

(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2- × 3-via matrix.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted[1]

			VALUE	UNIT
V_I	Input voltage[2]	IN, $\overline{CE}$, ISET, OUT, $\overline{PG}$, STAT1, STAT2, VBSEL	−0.3 to 7	V
	Output sink/source current	STAT1, STAT2, $\overline{PG}$	15	mA
	Output current	OUT	1.5	A
T_A	Operating free-air temperature range		−40 to 125	°C
T_J	Junction temperature range			°C
T_{stg}	Storage temperature		−65 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to V_{SS}.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V_{CC}	Supply voltage	4.5	6.5	V
T_J	Operating junction temperature range	0	125	°C

Product Folder Link(s) :*bq24083*

ELECTRICAL CHARACTERISTICS

over 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CURRENT						
$I_{CC(VCC)}$	V_{CC} current	$V_{CC} > V_{CC(min)}$		1.2	2	mA
$I_{CC(SLP)}$	Sleep current	Sum of currents into OUT pin, $V_{CC} < V_{(SLP)}$		2	5	μA
$I_{CC(STBY)}$	Standby current	$\overline{CE}$ = High, 0°C ≤ T_J ≤ 85°C			150	
$I_{IB(OUT)}$	Input current on OUT pin	Charge DONE, $V_{CC} > V_{CC(MIN)}$		1	5	
VOLTAGE REGULATION $V_{O(REG)} + V_{(DO-MAX)} ≤ V_{CC}$, $I_{(TERM)} < I_{O(OUT)} ≤ 1$ A						
$V_{O(REG)}$	Output voltage	VBSEL = HI		4.06		V
		VBSEL = LO		4.2		
	Voltage regulation accuracy	T_A = 25°C	−0.35%		0.35%	
			−1%		1%	
$V_{(DO)}$	Dropout voltage ($V_{(IN)} − V_{(OUT)}$)	$V_{O(OUT)} = V_{O(REG)}$, $I_{O(OUT)} = 1$ A $V_{O(REG)} + V_{(DO)} ≤ V_{CC}$		350	500	mV
CURRENT REGULATION						
$I_{O(OUT)}$	Output current range[1]	$V_{I(OUT)} > V_{(LOWV)}$, $V_{I(IN)} − V_{I(OUT)} > V_{(DO)}$, $V_{CC} ≥ 4.5$ V	50		1000	mA
$V_{(SET)}$	Output current set voltage	Voltage on ISET pin, $V_{CC} ≥ 4.5$ V, $V_I ≥ 4.5$ V, $V_{I(OUT)} > V_{(LOWV)}$, $V_I − V_{I(OUT)} > V_{(DO)}$	2.463	2.5	2.538	V
$K_{(SET)}$	Output current set factor	50 mA ≤ $I_{O(OUT)}$ ≤ 1 A	307	322	337	
		10 mA ≤ $I_{O(OUT)}$ < 50 mA	296	320	346	
		1 mA ≤ $I_{O(OUT)}$ < 10 mA	246	320	416	
PRECHARGE AND SHORT-CIRCUIT CURRENT REGULATION						
$V_{(LOWV)}$	Precharge to fast-charge transition threshold	Voltage on OUT pin	2.8	3	3.2	V
	Deglitch time for fast-charge to precharge transition	$V_{CC(MIN)} ≥ 4.5$ V, $t_{FALL} = 100$ ns, 10-mV overdrive, $V_{I(OUT)}$ decreasing below threshold	250	375	500	ms
$I_{O(PRECHG)}$	Precharge range[2]	0 V < $V_{I(OUT)}$ < $V_{(LOWV)}$, t < $t_{(PRECHG)}$	5		100	mA
$V_{(PRECHG)}$	Precharge set voltage	Voltage on ISET pin, $V_{O(REG)} = 4.2$ V, 0 V < $V_{I(OUT)} > V_{(LOWV)}$, t < $t_{(PRECHG)}$	240	255	270	mV
TERMINATION DETECTION						
$I_{(TERM)}$	Charge termination detection range[3]	$V_{I(OUT)} > V_{(RCH)}$, t < $t_{(TRMDET)}$	5		100	mA
$V_{(TERM)}$	Charge termination detection set voltage	Voltage on ISET pin, $V_{O(REG)} = 4.2$ V, $V_{I(OUT)} > V_{(RCH)}$, t < $t_{(TRMDET)}$	235	250	265	mV
t_{TRMDET}	Deglitch time for termination detection	$V_{CC(MIN)} ≥ 4.5$ V, $t_{FALL} = 100$ ns charging current decreasing below 10-mV overdrive	250	375	500	ms

(1) See Equation 2 in the *Function Description* section.
(2) See Equation 1 in the *Function Description* section.
(3) See Equation 4 in the *Function Description* section.

ELECTRICAL CHARACTERISTICS (continued)

over 0°C ≤ T_J ≤ 125°C and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY RECHARGE THRESHOLD						
$V_{(RCH)}$	Recharge threshold		$V_{O(REG)}$ − 0.115	$V_{O(REG)}$ − 0.10	$V_{O(REG)}$ − 0.085	V
$t_{(DEGL)}$	Deglitch time for recharge detect	$V_{CC(MIN)}$ ≥ 4.5 V, t_{FALL} = 100 ns decreasing below or increasing above threshold, 10-mV overdrive	250	375	500	ms
STAT1, STAT2, and $\overline{PG}$ OUTPUTS						
V_{OL}	Low-level output saturation voltage	I_O = 5 mA			0.25	V
VBSEL, $\overline{CE}$ and $\overline{TE}$ INPUTS						
V_{IL}	Low-level input voltage		0		0.4	V
V_{IH}	High-level input voltage		1.4			
II_L	$\overline{CE}$ and $\overline{TE}$ low-level input current		−1			µA
II_H	$\overline{CE}$ and $\overline{TE}$ high-level input current				1	
I_{IL}	VBSEL low-level input current	VBSEL = 0 (LOW)	−20			µA
I_{IH}	VBSEL high-level input current	VBSEL = V_{CC} (HI)			40	
TIMERS						
$t_{(PRECHG)}$	Precharge time		1,584	1,800	2,016	s
$t_{(CHG)}$	Charge time		22,176	25,200	28,224	s
$I_{(FAULT)}$	Timer fault recovery current			200		µA
SLEEP COMPARATOR						
$V_{(SLP)}$	Sleep-mode entry threshold voltage	2.3 V ≤ $V_{I(OUT)}$ ≤ $V_{O(REG)}$		V_{CC} ≤ $V_{I(OUT)}$ + 80 mV		V
$V_{(SLPEXIT)}$	Sleep-mode exit threshold voltage		V_{CC} ≥ $V_{I(OUT)}$ + 190			
	Sleep-mode entry deglitch time	$V_{(IN)}$ decreasing below threshold, t_{FALL} = 100 ns, 10-mV overdrive	250	375	500	ms
THERMAL SHUTDOWN THRESHOLDS						
$T_{(SHTDWN)}$	Thermal trip threshold	T_J increasing		165		°C
	Thermal hysteresis			15		
UNDERVOLTAGE LOCKOUT						
UVLO	Undervoltage lockout	Decreasing V_{CC}	2.4	2.5	2.6	V
	Hysteresis			27		mV

Product Folder Link(s) : *bq24083*

PIN CONFIGURATION

DRC PACKAGE
(TOP VIEW)

TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	**NO.**		
$\overline{CE}$	9	I	Charge enable input (active-low)
N.C.	2	−	No Connection. Leave this pin unconnected. Used for internal test purposes.
IN	1	I	Adapter dc voltage. Connect minimum 0.1-μF capacitor to V_{SS}.
ISET	6	I	Charge current. External resistor to V_{SS} sets precharge and fast-charge current, and also the termination current value. Can be used to monitor the charge current.
OUT	10	O	Charge current output. Connect minimum 0.1-μF capacitor to V_{SS}.
$\overline{PG}$	8	O	Power-good status output (open-drain)
STAT1	3	O	Charge status outputs (open-drain)
STAT2	4	O	
VBSEL	7	I	Voltage output selection. (HI = 4.06 V, LO = 4.2 V)
V_{SS}	5	−	Ground
Thermal pad	−	−	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed-circuit board. **Do not use the thermal pad as the primary ground input for the device**. The VSS pin must be connected to ground at all times.

FUNCTIONAL BLOCK DIAGRAM

(1) Signal deglitched

TYPICAL CHARACTERISTICS

Figure 1.

Figure 2. V$_{IN}$ Hot-Plug Power-Up Sequence

Product Folder Link(s) :*bq24083*

TYPICAL CHARACTERISTICS (continued)

Figure 3. Charge Enable Power-Up Sequence ($\overline{CE}$ = High-to-Low)

Figure 4. Battery Hot-Plug During Charging Phase

TYPICAL CHARACTERISTICS (continued)

C004

(1) No battery – In termination deglitch prior to STAT1 going high. V_{OUT} (V_{BAT}) cycling between *charge* and *done* prior to screen capture.

(2) Stat1 goes high – In *done* state

(3) 2-V battery is inserted during the *charge done* state.

(4) Charging is initiated – STAT1 goes low and charge current is applied.

(5) Battery is removed – V_{OUT} goes into regulation, I_{OUT} goes to zero, and termination deglitch timer starts running (same as state 1).

(6) Deglitch timer expires – *charge done* is declared.

Figure 5. Battery Hot-Plug and Removal Power Sequence

FUNCTIONAL DESCRIPTION

The device supports a precision Li-Ion, Li-Pol charging system suitable for single cells. Figure 6 shows a typical charge profile, and Figure 7 shows an operational flow chart.

Figure 6. Typical Charging Profile

Figure 7. Operational Flow Chart

Product Folder Link(s) :bq24083

Battery Preconditioning

During a charge cycle, if the battery voltage is below the $V_{(LOWV)}$ threshold, the device applies a precharge current, $I_{O(PRECHG)}$, to the battery. This feature revives deeply discharged cells. Resistor R_{SET}, connected between the ISET and V_{SS}, determines the precharge rate. The $V_{(PRECHG)}$ and $K_{(SET)}$ parameters are specified in the *Electrical Characteristics* table.

$$I_{O(PRECHG)} = \frac{K_{(SET)} \times V_{(PRECHG)}}{R_{SET}}$$

(1)

The device activates a safety timer, $t_{(PRECHG)}$, during the conditioning phase. If the $V_{(LOWV)}$ threshold is not reached within the timer period, the device turns off the charger and enunciates FAULT on the STATx pins. See the *Timer Fault Recovery* section for additional details.

Battery Fast-Charge Constant Current

The device offers on-chip current regulation with programmable set point. Resistor R_{SET}, connected between the ISET and V_{SS}, determines the charge rate. The $V_{(SET)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(OUT)} = \frac{K_{(SET)} \times V_{(SET)}}{R_{SET}}$$

(2)

Charge-Current Monitor

When the charge function is enabled internal circuits generate a current proportional to the charge current at the ISET pin. This current, when applied to the external charge current programming resistor R_{ISET} generates an analog voltage that can be monitored by an external host to calculate the current sourced from the OUT pin.

$$V(ISET) = I(OUT) \times \frac{R_{ISET}}{K_{(SET)}}$$

(3)

Battery Fast-Charge Voltage Regulation

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The device monitors the battery-pack voltage between the OUT and V_{SS} pins. When the battery voltage rises to the $V_{O(REG)}$ threshold, the voltage regulation phase begins and the charging current begins to taper down.

As a safety backup, the device also monitors the charge time in the charge mode. If charge is not terminated within this time period, $t_{(CHG)}$, the charger is turned off and FAULT is set on the STATx pins. See the *Timer Fault and Recovery* section for additional details.

Charge Termination Detection and Recharge

The device monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, charge is terminated. The $V_{(TERM)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

$$I_{O(TERM)} = \frac{K_{(SET)} \times V_{(TERM)}}{R_{SET}}$$

(4)

After charge termination, the device restarts the charge once the voltage on the OUT pin falls below the $V_{(RCH)}$ threshold. This feature keeps the battery at full capacity at all times.

The device monitors the charging current during the voltage regulation phase. Once the termination threshold, $I_{(TERM)}$, is detected, the charge is terminated immediately.

Resistor R_{SET}, connected between the ISET and V_{SS}, determines the current level at the termination threshold.

Sleep Mode

The device enters the low-power sleep mode if the input power (IN) is removed from the circuit. This feature prevents draining the battery during the absence of input supply.

Product Folder Link(s) :*bq24083*

Charge Status Outputs

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that *OFF* indicates the open-drain transistor is turned off.

Table 1. Status Pin Summary

CHANGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault		
Sleep mode		

$\overline{\text{PG}}$ Output

The open-drain power-good ($\overline{\text{PG}}$) output pulls low when a valid input voltage is present. This output is turned off (high-impedance) in sleep mode. The $\overline{\text{PG}}$ pin can be used to drive an LED or communicate to the host processor.

Charge-Enabled ($\overline{\text{CE}}$) Input

The $\overline{\text{CE}}$ digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge and a high-level signal disables the charge and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions.

Battery Voltage Selection, (VBSEL) Input

The VBSEL input is used to select the output voltage of bq24083. A low level signal on this pin selects the charge voltage of 4.2 V. A high level voltage selects the charge voltage of 4.06 V. If VBSEL is left open, an internal current source flowdown ensures the charge voltage is set to 4.2 V (typical).

Timer Fault and Recovery

As shown in Figure 7, the device provides a recovery method to deal with timer fault conditions. The following summarizes this method:

Condition Number 1

OUT pin voltage is above the recharge threshold ($V_{(RCH)}$), and a timeout fault occurs.

Recovery method: the device waits for the OUT pin voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge, or battery removal. Once the OUT pin voltage falls below the recharge threshold, the device clears the fault and starts a new charge cycle. A POR or $\overline{\text{CE}}$ toggle also clears the fault.

Condition Number 2

OUT pin voltage is below the recharge threshold ($V_{(RCH)}$), and a timeout fault occurs

Recovery method: Under this scenario, the device applies the $I_{(FAULT)}$ current. This small current is used to detect a battery removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the OUT pin voltage goes above the recharge threshold, then the device disables the $I_{(FAULT)}$ current and executes the recovery method described for condition number 1. Once the OUT pin voltage falls below the recharge threshold, the bq24083 clears the fault and starts a new charge cycle. A POR or $\overline{\text{CE}}$ toggle also clears the fault.

APPLICATION INFORMATION

bq24083 CHARGER DESIGN EXAMPLE

Requirements

- Supply voltage = 5 V
- Fast-charge current of approximately 750 mA

Calculations

Program the charge current for 750 mA:

$R_{ISET} = [V_{(SET)} \times K_{(SET)} / I_{(OUT)}]$

From electrical characteristics table, $V_{(SET)} = 2.5$ V.

From electrical characteristics table, $K_{(SET)} = 322$.

$R_{ISET} = [2.5 V \times 322 / 0.75 A] = 1.073$ kΩ

Selecting the closest standard value, use a 1.07-kΩ resistor connected between ISET (pin 6) and ground.

STAT Pins and PG Pin

Status pins Monitored by Processor:

Select a pullup resistor that can source more than the input bias (leakage) current of both the processor and status pins and still provide a logic high. $R_{PULLUP} \leq [V_{(cc-pullup)} - V_{(logic\ hi-min)} / (I_{(P-monitor)} + I_{(STAT-OpenDrain)})] = (3.3 V - 1.9 V) / (1 \mu A + 1 \mu A) \leq 700$ kΩ; Connect a 100-kΩ pullup between each status pin and the V_{CC} of the processor. Connect each status pin to a μP monitor pin.

Status viewed by LED:

Select an LED with a current rating less than 10 mA and select a resistor to place in series with the LED to limit the current to the desired current value (brightness). $R_{LED} = [(V_{(IN)} - V_{(LED-on)}) / I_{(LED)}] = (5 V - 2 V) / 1.5$ mA = 2 kΩ. Place an LED and resistor in series between the input and each status pin.

Selecting Input and Output Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor on the input power pin. A 0.1-μF ceramic capacitor, placed in close proximity to the IN pin and GND pad works well. In some applications, it may be necessary to protect against a hot plug input voltage overshoot. This is done in three ways:

1. The best way is to add an input zener, 6.2 V, between the IN pin and VSS.
2. A low-power zener is adequate for the single event transient. Increasing the input capacitance lowers the characteristic impedance which makes the input resistance move effective at damping the overshoot, but risks damaging the input contacts by the high inrush current.
3. Placing a resistor in series with the input dampens the overshoot, but causes excess power dissipation.

The device only requires a small capacitor for loop stability. A 0.1-μF ceramic capacitor placed between the OUT and GND pad is typically sufficient.

Thermal Considerations

The bq24083 is in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed-circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment* (TI Literature Number SLUA271).

The most common measure of package thermal performance is thermal impedance ($R_{\theta JA}$) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for $R_{\theta JA}$ is:

$$R_{\theta JA} = \frac{T_J - T_A}{P}$$

(5)

Where:
- T_J = device junction temperature
- T_A = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of $R_{\theta JA}$ include:
- Orientation of the device (horizontal or vertical)
- Volume of the ambient air surrounding the device under test and airflow
- Whether other surfaces are in close proximity to the device being tested
- Use multiple 10–13 mil vias in the PowerPAD™ to copper ground plane.
- Avoid cutting the ground plane with a signal trace near the power IC.
- The PCB must be sized to have adequate surface area for heat dissipation.
- FR4 (figerglass) thickness should be minimized.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal Power FET. It can be calculated from the following equation:

$$P = (V_{(IN)} - V_{(OUT)}) \times I_{O(OUT)}$$

(6)

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See Figure 6.

PCB Layout Considerations

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the decoupling capacitor from V_{CC} to $V_{(IN)}$ and the output filter capacitors from OUT to V_{SS} should be placed as close as possible to the device, with short trace runs to both signal and V_{SS} pins. The V_{SS} pin should have short trace runs to the GND pin.

- All low-current V_{SS} connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small-signal ground path and the power ground path.

- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.

- The device is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application report entitled, *QFN/SON PCB Attachment* (TI Literature Number SLUA271).

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24083DRCR	ACTIVE	VSON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFZ	Samples
BQ24083DRCT	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFZ	Samples
BQ24083DRCTG4	ACTIVE	VSON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CFZ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![Texas Instruments logo]

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24083DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
BQ24083DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24083DRCR	VSON	DRC	10	3000	367.0	367.0	35.0
BQ24083DRCT	VSON	DRC	10	250	210.0	185.0	35.0

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204102-3/M

TEXAS
INSTRUMENTS

DRC0010J

PLASTIC SMALL OUTLINE - NO LEAD

A | 3.1 / 2.9 | B

PIN 1 INDEX AREA

3.1 / 2.9

1.0 / 0.8

0.05 / 0.00

C

SEATING PLANE

0.08 | C

1.65 ± 0.1

2X (0.5)

4X (0.25)

EXPOSED THERMAL PAD

5

6

2X [2]

11

SYMM ₵

2.4 ± 0.1

1

10

8X [0.5]

PIN 1 ID (OPTIONAL)

SYMM ₵

10X 0.30 / 0.18

10X 0.5 / 0.3

⊕ | 0.1 Ⓜ | C | A | B
0.05 Ⓜ | C

(0.2) TYP

4218878/B   07/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

(1.65)

(0.5)

10X (0.6)

1

10X (0.24)

SYMM

11

10

(2.4)

(3.4)

(0.95)

8X (0.5)

5

6

(R0.05) TYP

(∅ 0.2) VIA
TYP

(0.25)

(0.575)

SYMM

(2.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X

0.07 MAX
ALL AROUND

EXPOSED METAL

0.07 MIN
ALL AROUND

EXPOSED METAL

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4218878/B   07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DRC0010J

2X (1.5)

(0.5)

SYMM
℄

11

EXPOSED METAL
TYP

10X (0.6)

1

10X (0.24)

10

2X
(1.06)

(1.53)

SYMM
℄

(0.63)

8X (0.5)

5

6

(R0.05) TYP

4X (0.34)

4X (0.25)

(2.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B   07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.

IMPORTANT NOTICE