











SNVS822A - DECEMBER 2012 - REVISED NOVEMBER 2014

LM10011

LM10011 6/4-Bit VID Programmable Current DAC for Point of Load Regulators with **Adjustable Start-Up Current**

Features

- 1.0% Output Current Accuracy (0°C to 100°C)
- 1.25% Output Current Accuracy (-40°C to 125°C)
- Input Voltage Range: 2.97 V to 5.5 V
- Pin Selectable VID Format (6- or 4-bit)
- 16 Selectable Start-Up Currents
- Precision Enable to Support Custom UVLO
- SON-10 3-mm × 3-mm Footprint, 0.5-mm Pitch
- Footprint Compatible with the LM10010

Applications

- Broadband, Networking, and Wireless Communications
- Notebook Power Solutions
- Portable Instruments
- **Battery-Powered Equipment**
- Powering Digital Loads with a 6-bit or 4-bit, 4-Pin VID Interface

3 Description

The LM10011 is a precision, digitally programmable device used to control the output voltage of a DC/DC converter. The LM10011 outputs a dc current proportional to a 6-bit or 4-bit input word. By connecting the IDAC_OUT pin to the feedback node of a regulator, the regulator output voltage can be adjusted to a desired range and resolution set by the user. As the input word counts up, the output voltage is adjusted higher based on the values of the feedback resistors in the converter.

The current from the IDAC_OUT pin on start-up is programmable by an external resistor to cover the range of 0 to 56.4 µA with 4 bits of resolution. The MODE pin allows programming of the device through a 4-bit parallel VID interface or through a 6-bit interface consisting of upper and lower 3-bit VID codes. The LM10011 is specifically designed to program a wide variety of Texas Instruments DC/DC VÍD (Voltage Identification) converters applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
LM10011	WSON (10)	3.00 mm × 3.00 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Circuit $_{\mathsf{T}}\mathsf{V}_{\mathsf{OUT}}$ VINO VIN SW 2.97V to 5.5V DC/DC **\$**R_{FB¹} FΒ **GND** ≰R_{FB2} 0 - 59.2 uA VDD V_{CORE} IDAC OUT LM10011 VIDS 9 VIDC VID 8 SET VIDB Interface VIDA **GND** SON-10 3 mm x 3 mm



Table of Contents	T	abl	le	of	Contents
-------------------	---	-----	----	----	-----------------

1	Features 1		7.3 Feature Description	10
2	Applications 1		7.4 Device Functional Modes	11
3	Description 1		7.5 Programming	11
4	Revision History2	8	Application and Implementation	13
5	Pin Configuration and Functions		8.1 Application Information	13
6	Specifications		8.2 Typical Application	13
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	16
	6.2 Handling Ratings	10	Layout	16
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	16
	6.4 Thermal Information		10.2 Layout Example	17
	6.5 Electrical Characteristics	11	Device and Documentation Support	18
	6.6 Typical Characteristics		11.1 Trademarks	18
7	Detailed Description9		11.2 Electrostatic Discharge Caution	18
•	7.1 Overview 9		11.3 Glossary	18
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	18

4 Revision History

Changes from Original (December 2012) to Revision A


Page

Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information



5 Pin Configuration and Functions





Pin Functions

PIN NAME NUMBER				
		I/O	DESCRIPTION	
GND	1	-	Ground	
IDAC_OUT	2	0	Output pin of the current DAC that connects to the feedback node of the regulator.	
VDD	3	I	Positive supply input. Operating voltage is 2.97 V to 5.5 V. It is recommended to add a small 1-nF or greater bypass capacitor from this pin to GND.	
EN	4	1	recision enable input. The LM10011 will operate when the EN pin voltage exceeds 1.34 V.	
MODE	5	_	MODE will set the VID operating mode. Connecting MODE to VDD will select a 4-bit parall interface. Connecting MODE to GND will select a 4-pin, 6-bit interface.	
SET	6	_	A resistor connected from SET to GND will set the start-up code (current) at the IDAC_OUT pin. There are 16 different start-up codes to select from.	
VIDA	7	I	VID digital input. In 6-bit mode: Bit 0 when VIDS transitions low; Bit 3 when VIDS transitions high. In 4-bit mode: Bit 0.	
VIDB	8	I	VID digital input. In 6-bit mode: Bit 1 when VIDS transitions low; Bit 4 when VIDS transitions high. In 4-bit mode: Bit 1.	
VIDC	9	I	VID digital input. In 6-bit mode: Bit 2 when VIDS transitions low; Bit 5 when VIDS transitions high. In 4-bit mode: Bit 2.	
VIDS	10	I	VID select line. In 6-bit mode: transition low selects lower 3 bits, transition high selects upper 3 bits and updates the IDAC_OUT current to reflect the present VID code. In 4-bit mode: Bit 3.	
DAP	DAP	_	Die Attach Pad. Not electrically connected to device, connect to system ground plane for reduced thermal resistance.	

6 Specifications

6.1 Absolute Maximum Ratings (1)(2)

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VDD, EN, IDAC_OUT, MODE	-0.3	6	V
VIDA, VIDB, VIDC, VIDS	-0.3	6	V
Junction Temperature		150	°C

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

⁽²⁾ If Military- or Aerospace-specified devices are required, please contact the Texas Instruments Sales Office / Distributors for availability and specifications.



6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature ran	ge	-65	150	°C
.,	Electricate d'actionne	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)		2	1.37
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾		1	kV

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
VDD	2.97	5.5	V
IDAC_OUT	-0.3	VDD – 1.75	V
VIDA, VIDB, VIDC, VIDS, EN, MODE	-0.3	5.5	V
Junction Temperature	-40	125	°C
Ambient Temperature	-40	125	°C

6.4 Thermal Information

		LM10011	
	THERMAL METRIC ⁽¹⁾	DSC	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	52.1	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance (3)	30.6	
$R_{\theta JB}$	Junction-to-board thermal resistance (4)	26.8	°C/W
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	0.9	*C/vv
ΨЈВ	Junction-to-board characterization parameter (6)	26.9	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	7.7	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θJA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining R_{θJA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



6.5 Electrical Characteristics

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated. (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY, UVLO,	AND ENABLE					
IQ	Quiescent current	VDD = 5.0 V, V _{EN} = 2.0 V		260	300	μA
IQ_FS	Quiescent current, IDAC_OUT = IFS_6	VDD = 5.0 V, V _{EN} = 2.0 V, IFS_6		382		μA
IQ_DIS	Quiescent current disabled	VDD = 5.0 V, V _{EN} = 0.0 V		45	65	μA
VUVLO_R	Undervoltage rising threshold	VDD rising		2.65	2.95	V
VUVLO_F	Undervoltage falling threshold	VDD falling	2.2	2.45		V
VUVLO_HYS	Hysteresis			200		mV
VEN	Enable rising threshold	V _{EN} rising	1.20	1.34	1.45	V
VEN_HYS	Enable hysteresis		50	100	180	mV
IEN	Enable pullup current			2		μΑ
IDAC_OUT						
ACC	Accuracy	Measured at full scale	-1.25		1.25	%
ACC	Accuracy	Measured at full scale, 0°C to 100°C	-1.0		1.0	%
LSB_6	DAC step size, 6-bit mode	IFS_6 / (2 ⁶ – 1)		940		nA
LSB_4	DAC step size, 4-bit mode	IFS_4 / (2 ⁴ – 1)		3.76		μA
IFS_6	Full-scale output current (6-bit mode)	VID[5:0] = 000000b		59.2		μA
IFS_4	Full-scale output current (4-bit mode)	VID[3:0] = 0000b		56.4		μA
INL	Integral non-linearity		-1		1	LSB_6
DNL	Differential non-linearity		-0.25		0.25	LSB_6
OFFSET	Offset current	VID[5:0] = 111111b (6-bit), VID[3:0] = 1111b (4-bit)		60		nA
VOUT_MAX	IDAC_OUT compliance voltage	VDD = 3 V, VDD-V _{IDAC OUT}			1.75	V
START-UP SET	CURRENT	1-11				
VSETFSR	SET pin voltage FSR		1.12	1.2	1.23	V
SETRES	SET ADC resolution			4		bits
SETRNG	SET ADC current full-scale range			56.4		μA
ISET	SET Current		4.75	5.1	5.40	μA
SET0	Start-up DAC error, code 0	$R_{SET} = 0 \Omega$, $I_{DAC_OUT} = 56.4 \mu A$	0		0	LSB
SET1	Start-up DAC error, code 1	$R_{SET} = 21.0 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 52.7 \mu\text{A}$	0		0	LSB
SET2	Start-up DAC error, code 2	$R_{SET} = 35.7 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 48.9 \mu\text{A}$	0		0	LSB
SET3	Start-up DAC error, code 3	$R_{SET} = 51.1 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 45.2 \mu\text{A}$	0		0	LSB
SET4	Start-up DAC error, code 4 ⁽⁴⁾	$R_{SET} = 71.5 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 41.4 \mu\text{A}$	0		1	LSB
SET5	Start-up DAC error, code 5 ⁽⁴⁾	$R_{SET} = 86.6 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 37.7 \mu\text{A}$	0		1	LSB
SET6	Start-up DAC error, code 6 ⁽⁴⁾	$R_{SET} = 105 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 33.9 \mu\text{A}$	0		1	LSB
SET7	Start-up DAC error, code 7 ⁽⁴⁾	$R_{SET} = 118 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 30.1 \mu\text{A}$	0		1	LSB
SET8	Start-up DAC error, code 8 ⁽⁴⁾	$R_{SET} = 140 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 26.4 \mu\text{A}$	0		1	LSB
SET9	Start-up DAC error, code 9 ⁽⁴⁾	$R_{SET} = 154 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 22.6 \mu\text{A}$	0		1	LSB
SET10	Start-up DAC error, code 10 ⁽⁴⁾	$R_{SET} = 169 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 18.8 \mu\text{A}$	0		1	LSB
SET11	Start-up DAC error, code 11 ⁽⁴⁾	$R_{SET} = 182 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 15.1 \mu\text{A}$	0		1	LSB
SET12	Start-up DAC error, code 12 ⁽⁴⁾	R_{SET} = 200 k $\Omega^{(3)}$, I_{DAC_OUT} = 11.3 μA	0		1	LSB
SET13	Start-up DAC error, code 13 ⁽⁴⁾	$R_{SET} = 215 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 7.59 \mu\text{A}$	0		1	LSB
SET14	Start-up DAC error, code 14 ⁽⁴⁾	$R_{SET} = 237 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 3.80 \mu\text{A}$	0		1	LSB
SET15	Start-up DAC error, code 15	$R_{SET} = 301 \text{ k}\Omega^{(3)}, I_{DAC_OUT} = 0.06 \mu\text{A}$	0	-	0	LSB

⁽¹⁾ All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

The junction temperature (T_J in °C) is calculated from the ambient temperature (T_A in °C) and power dissipation (P_D in Watts) as follows: $T_J = T_A + (P_D \times R_{\theta JA})$ where $R_{\theta JA}$ (in °C/W) is the package thermal impedance provided in the *Thermal Information* section. R_{SET} is based on 1% E96 standard resistor values.

^{(4) &}quot;+1" LSB implies a positive step in CODE. LSB is in reference to LSB_4.



Electrical Characteristics (continued)

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated. (1)(2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VID LOGIC INP	UTS ⁽⁵⁾		<u>'</u>		·	
V _{IL}	Input voltage low				0.75	V
V _{IH}	Input voltage high		1.0			V
I _{IL}	Input current low		-3.5			μΑ
I _{IH}	Input current high				5	μΑ
t _{DEGLITCH}	Input deglitch time			3.6		μs
t ₁	Input delay time	VIDS rising edge			1	μs
t ₂	Input hold time VIDA, VIDB, VIDC valid	VIDS falling edge	20			μs
t ₃	Input delay time	VIDS falling edge			1	μs
t ₄	Input hold time VIDA, VIDB, VIDC valid	VIDS rising edge	20			μs
t ₅	Delay to beginning of IDAC_OUT transition	Measured from VIDS rising edge		6.3	10	μs
t ₆	IDAC_OUT transition time	Time constant for exponential rise		40		μs
t ₇	Minimum hold time in 4-bit mode	VIDA, VIDB, VIDC, VIDS		4.4		μs

(5) For VID timing, see Figure 1.

6 BIT MODE TIMING





Figure 1. Timing Diagram for LM10011 Communications



6.6 Typical Characteristics

Unless otherwise specified, the following conditions apply: T_J = 25°C, VDD = 5 V. All graphs show junction temperature.




Submit Documentation Feedback



Typical Characteristics (continued)

Unless otherwise specified, the following conditions apply: $T_J = 25$ °C, VDD = 5 V. All graphs show junction temperature.





7 Detailed Description


7.1 Overview

The LM10011 is a precision current DAC used for controlling any point of load regulator with an adjustable resistor feedback network. Four VID communication lines (VIDA, VIDB, VIDC, and VIDS) are used to write a 6-bit or 4-bit VID value. The output of the IDAC (IDAC_OUT) is used to inject a precision current into the feedback node of a regulator, thus adjusting the output voltage. With this method, it is possible to precisely control the output voltage of the regulator.

An enable pin (EN) is provided to allow for a reduced quiescent current when not in use. Also, the VDD line is monitored so that an undervoltage event will shutdown the LM10011 (IDAC_OUT = $0.0 \mu A$).

The device is available in a 10-pad No-Pullback Package (SON-10). The LM10011 can be used in numerous applications with regulators from 2.97-V to 5.5-V supplies.

7.2 Functional Block Diagram





7.3 Feature Description

The LM10011 can be treated as a D/A converter, converting digital VID codes to analog outputs. The LM10011 DAC analog output is a current that flows out of the IDAC_OUT pin. The IDAC_OUT pin is intended to be connected to the feedback node of a voltage regulator as shown in Figure 11. In a typical voltage regulator, the current in R_{FB2} is constant by virtue of the regulator feedback loop maintaining the reference voltage at the feedback node. The current flowing through R_{FB2} is the same current flowing through R_{FB1} . When current is injected into the feedback node by the LM10011, less current is required from the R_{FB1} resistor. The consequence of this is that the output voltage of the regulator will decrease to maintain the total amount of current in R_{FB2} to regulate at the correct feedback (reference) voltage.

Each VID code corresponds to a different IDAC_OUT current and thus a different output voltage. Increasing the VID code lowers the IDAC_OUT current and raises the output voltage. Decreasing the VID code raises the IDAC_OUT current and lowers the output voltage. All VID codes are decoded into a 6-bit or 4-bit current DAC output whether the MODE equals 0 (connected to GND) or 1 (connected to VDD), respectively.




Figure 11. Output Voltage (Vout) is Controlled Via Current Injection into the Feedback Node

7.3.1 Current DAC

The LM10011 current DAC is based on a low-voltage bandgap reference setting a current through a precision adjustable resistor. This bandgap is trimmed for precision and gives excellent performance over temperature. The output current has a maximum full-scale range [VID = 000000b] of 59.2 μ A and is adjustable with a 6- or 4-bit VID word. This allows for 64 or 16 settings with a resolution of 940 nA or 3.76 μ A, respectively. The current DAC also has a slew limit to prevent abrupt changes in the output. The slew limit is represented as a time constant, t_6 = 40 μ s, in the *Electrical Characteristics* table. A deglitch filter for the VID inputs provides noise immunity and effectively adds a small delay from the transition of a VID line to the change in IDAC OUT current.

7.3.2 Enable Pin and UVLO

The enable (EN) pin allows the output of the device to be enabled or disabled (IDAC_OUT = $0.0~\mu$ A) with an external control signal. This pin is a precision analog input that enables the device when the voltage exceeds 1.34~V. The EN pin has 100~mV of hysteresis and will disable the output when the enable voltage falls below 1.23~V. If EN is not used, it can be left open, and will be pulled high by an internal $2-\mu$ A current source. Since the EN pin has a precise turn-on threshold it can be used along with an external resistor divider network from VDD to configure the device to turn on at a precise input voltage.

The LM10011 has a built-in undervoltage lockout (UVLO) protection circuit that keeps the device from operating until the input voltage reaches 2.65 V (typical). The UVLO threshold has 200 mV of hysteresis that keeps the LM10011 from responding to power-on glitches during start-up. Note that descending below the EN voltage and/or the UVLO voltage are functionally the same as a reset. Bringing the device back from a low enable setting or from a VDD UVLO event will reset the IDAC_OUT current to its start-up R_{SET} setting.



7.4 Device Functional Modes

Table 1 lists the functional modes of the LM10011 device.

Table 1. Mode Pin Summary

MODE PIN CONNECTION	LOGIC STATE	DESCRIPTION
GND	0	6-bit mode
VDD	1	4-bit mode

7.5 Programming

7.5.1 VID Programming, 6-Bit Mode

Four pins are used to communicate with the LM10011. In 6-bit mode (MODE = 0), VIDA, VIDB, and VIDC are data lines, while VIDS is a latching strobe that programs in the LM10011 data. As shown in the 6-bit mode timing diagram of Figure 1, the falling edge of VIDS latches in the data from VIDA, VIDB, and VIDC as the lower three LSB of the IDAC_OUT value, [2:0]. After a minimum hold time (t_2), the rising edge of VIDS latches in the data from VIDA, VIDB, and VIDC as the upper three LSB of the IDAC_OUT value, [5:3]. Internally, a delay (t_3 , t_1) on VIDS allows for the setting of all VIDA, VIDB, and VIDC lines to change simultaneously as VIDS rises or falls.

7.5.2 VID Programming, 4-Bit Mode

The LM10011 includes a 4-bit mode to facilitate parallel VID communication. In 4-bit mode (MODE = 1), VIDC, VIDB, VIDA, and VIDS are all parallel data lines. As shown in the 4-bit mode timing diagram in Figure 1, a changing edge of any of the VID communication lines will change the IDAC_OUT current to the corresponding new 4-bit value found on the data lines. There is a 3- μ s deglitch filter to eliminate spurious noise events. The data must overcome the deglitch time and the minimum hold time (t_7) or else the IDAC_OUT pin current may not reflect the value indicated at the VID data inputs. During the hold time, no other data line can be transitioned.

As mentioned in a previous section, for both the 4-bit and 6-bit mode, the VID data word is set so that the lowest output current is seen at the highest VID data word (59.2 μ A at a code of 0d in 6-bit mode and 56.4 μ A in 4-bit mode). Conversely, the lowest current is seen at the highest VID data word (0.06 μ A at 63d or 15d). During VID operation with the regulator, this will translate to the lowest output voltage with the lowest VID word, 0d, and the highest output voltage with the highest VID word, 63d or 15d. The communications pins can be used with a low-voltage microcontroller with a maximum V_{II} of 0.75 V and a minimum V_{IH} of 1.0 V.

7.5.3 Programming the Start-Up Current

Depending on the value of R_{SET} during start-up (when VDD > VUVLO_R and EN > VEN), the output current on the IDAC_OUT pin will take on 1 of 16 discrete values corresponding to the currents available in the 4-bit mode. These discrete start-up currents can be programmed by connecting a resistor (R_{SET}) from the SET pin to GND. If the EN voltage is toggled or a UVLO is triggered during operation, the current will default back to the value set by the R_{SET} resistor. It takes only one VID command transition in either 4-bit or 6-bit mode to change the current to something other than the pre-programmed start-up current. The required R_{SET} resistors and their corresponding start-up currents codes can be found in Table 2.

Table 2. Start-Up-4-Bit Mode Currents with Corresponding R_{SET} Values and Output Currents

VID CODE	NOMINAL IDAC_OUT CURRENT (μA)	R _{SET} (kΩ)
0000b (0d)	56.4	0
0001b (1d)	52.7	21.0
0010b (2d)	48.9	35.7
0011b (3d)	45.2	51.1
0100b (4d)	41.4	71.5
0101b (5d)	37.7	86.6
0110b (6d)	33.9	105
0111b (7d)	30.1	118
1000b (8d)	26.4	140
1001b (9d)	22.6	154



Programming (continued)

Table 2. Start-Up-4-Bit Mode Currents with Corresponding R_{SET} Values and Output Currents (continued)

VID CODE	NOMINAL IDAC_OUT CURRENT (μA)	R _{SET} (kΩ)
1010b (10d)	18.8	169
1011b (11d)	15.1	182
1100b (12d)	11.3	200
1101b (13d)	7.59	215
1110b (14d)	3.80	237
1111b (15d)	0.06	301

Codes 0100b (4d) through 1110b (14d) will start-up into either the selected code or 1 code higher. This means that the output voltage of the POL may start-up into the selected output voltage or 1 LSB higher.

7.5.4 IDAC_OUT Current Values

Table 3. IDAC_OUT Currents and Corresponding VID Codes

VID CODE (6-BIT [4-BIT])	IDAC CURRENT (μA)
0d	59.2
1d	58.3
	57.4
2d (0d)	
3d [0d]	56.4
4d	55.5
5d	54.6
6d	53.6
7d [1d]	52.7
8d	51.7
9d	50.8
10d	49.8
11d [2d]	48.9
12d	48.0
13d	47.0
14d	46.1
15d [3d]	45.2
16d	44.2
17d	43.3
18d	42.3
19d [4d]	41.4
20d	40.5
21d	39.5
22d	38.6
23d [5d]	37.7
24d	36.7
25d	35.7
26d	34.8
27d [6d]	33.9
28d	33.0
29d	32.0
30d	31.1
31d [7d]	30.1
ال ما ما ما	00.1

Table 3. IDAC_OUT Currents and Corresponding VID Codes (continued)

VID CODE (6-BIT [4-BIT])	IDAC CURRENT (μA)
32d	29.2
33d	28.2
34d	27.3
35d [8d]	26.4
36d	25.4
37d	24.5
38d	23.6
39d [9d]	22.6
40d	21.6
41d	20.7
42d	19.8
43d [10d]	18.8
44d	17.9
45d	17.0
46d	16.0
47d [11d]	15.1
48d	14.1
49d	13.2
50d	12.3
51d [12d]	11.3
52d	10.4
53d	9.50
54d	8.52
55d [13d]	7.59
56d	6.60
57d	5.70
58d	4.74
59d [14d]	3.80
60d	2.87
61d	1.93
62d	1.00
63d [15d]	0.06

Copyright © 2012-2014, Texas Instruments Incorporated



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

LM10011 is a precision, digitally programmable device used for controlling the dc-dc converter output voltage. The LM10011 GUI design tool is available at www.ti.com/product/LM10011 and can be used to program any voltage regulator output to a desired range and resolution. The GUI enables changing the output voltage of the on-board POL based on direct user input. It is also able to assist the power designer in selecting the correct external components needed for any given application.

8.2 Typical Application

In this example, an LM21215A-1 is used as the voltage regulator and the desired range of output voltage operation is 0.7 V to 1.1 V. The LM10011 can provide control of the output voltage within this range with 6 bits or 4 bits of resolution. For this example, the 400 mV of voltage range translates to a V_{OUT_LSB} of 400 mV / 63 = 6.4 mV (26.7 mV in 4-bit mode) at the regulator output. In this calculation, 1% resistor values are used. A schematic for this example is shown in Figure 12.




Figure 12. 6-Bit Mode Design Example



Typical Application (continued)

8.2.1 Design Requirements

Table 4 lists the design parameters.

Table 4. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Output voltage range	0.7 V to 1.1 V
Startup voltage	1.1 V
Mode	0

8.2.2 Detailed Design Procedure

8.2.2.1 Setting the V_{OUT} Range and LSB

Looking at the Typical Application Circuit in Figure 12, the following equation defines V_{OUT} of a given regulator (valid for $V_{OUT} > V_{FB}$):

$$V_{OUT} = V_{FB} x \left(1 + \frac{R_{FB1}}{R_{FB2}} \right) - IDAC_OUT x R_{FB1}$$
(1)

Here, the output voltage is a function of the resistor divider from R_{FB1} and R_{FB2} . Using the LM10011, there is a current supplied by the IDAC_OUT pin that helps drive current through the feedback resistor R_{FB2} , thus lowering the necessary current supplied through R_{FB1} , and hence lowering V_{OUT} . To calculate the nominal (maximum) V_{OUT} , use an IDAC_OUT value of 0 μ A.

The change in the output voltage can be analyzed based on the resolution of the current DAC from the LM10011 compared to the desired resolution of the output swing of the regulator. R_{FB1} is designed to provide the desired $V_{OUT\ LSB}$ with the equation:

$$V_{OUT_LSB} = LSB \times R_{FB1}$$
 (2)

Where LSB = LSB_6 (940 nA) from the electrical characteristics table (see *Electrical Characteristics*). Based on the desired nominal V_{OUT} (with IDAC_OUT = 0 μ A) and the calculated R_{FB1} from Equation 2, R_{FB2} can be solved using Equation 1.

8.2.2.2 4-Bit Mode Design Example

Designing with the LM10011 in 4-bit mode is similar to designing in 6-bit mode. The only differences are the LSB value (LSB = LSB_4 = $3.76 \mu A$) in Equation 2 and full-scale current range (IDAC_OUT = $56.4 \mu A$).

8.2.2.3 Setting the Start-Up Voltage with R_{SET}

 R_{SET} is chosen depending on the required start-up voltage for the particular application. The user must use Equation 3 and solve for the required IDAC_OUT by inputting the known values of R_{FB1} and R_{FB2} , V_{FB} , and the desired start-up output voltage, V_{OUT} . Once IDAC_OUT is solved for, choose an R_{SET} based on Table 2 to select a start-up code to yield a current closely matching the calculated result. Use the equation below to solve for the required IDAC_OUT value at start-up.

$$IDAC_OUT = \frac{1}{R_{FB1}} \left(V_{FB} \times \left(1 + \frac{R_{FB1}}{R_{FB2}} \right) - V_{OUT} \right)$$
(3)

8.2.2.4 Example Solution

While in 6-bit mode, assuming a 400-mV output range, 64 VID codes, and an IDAC LSB of 0.940 μ A, it is desired to have a V_{OUT} with an LSB of 6.4 mV and a default value of 1.1 V with a 1.05-V start-up voltage using an LM21215A-1 regulator (V_{FB} = 0.6 V):

$$6.4\text{mV} = 0.940\mu\text{A} \times \text{R}_{\text{FB1}}$$
 (4)

$$R_{FB1} = 6.8k\Omega \tag{5}$$

Using 1% standard resistor values, R_{FB1} can be set to 6.81 k Ω . Now calculate R_{FB2} based on R_{FB1} and the maximum V_{OUT} of 1.1 V using Equation 1.



1.1V = .6V x
$$\left(1 + \frac{6.81 \text{k}\Omega}{R_{\text{FB2}}}\right)$$
-0V (6)
R_{FB2} = 8.1k Ω (7)

Using 1% standard resistor values, R_{FB2} can be set to 8.06 k Ω . This will yield a regulator output range of 0.704 V (CODE 0d) to 1.107 V (CODE 63d). Values calculated here will be dependent on the accuracy of the regulator, the LM10011 IDAC OUT, and the resistor values used in the circuit.

Table 5 shows the codes and some of the resultant values of the IDAC current and the corresponding regulator output voltage for the previous example.

Table 5. 6-Bit VID Codes with IDAC Current and Regulator Voltage for the Example in Figure 12.

VID CODE	IDAC_OUT CURRENT (μA)	REGULATOR VOLTAGE (V)
000000b (0d)	59.2	0.704
000001b (1d)	58.3	0.710
000010b (2d)	57.4	0.716
000011b (3d)	56.4	0.729
111100b (60d)	2.87	1.087
111101b (61d)	1.93	1.094
111110b (62d)	1.00	1.100
111111b (63d)	0.06	1.107

The required IDAC_OUT value during start-up can be calculated based on the desired start-up voltage of 1.05 V and the R_{FB1} and R_{FB2} resistors found in the previous calculations. Using Equation 3 to solve for the required start-up IDAC_OUT current results in a start-up current of 8.36 μ A.

IDAC_OUT =
$$\frac{1}{6.81 \text{k}\Omega} \left[0.6 \text{V} \times \left[1 + \frac{6.81 \text{k}\Omega}{8.06 \text{k}\Omega} \right] - 1.05 \text{V} \right] = 8.36 \mu\text{A}$$
 (8)

Choose a resistor in Table 2 that selects a start-up code that produces a current close to 8.36 μ A. An R_{SET} of 215 k Ω selects a nominal start-up code of 13d yielding a current of 7.59 μ A and start-up voltage of 1.054 V.

NOTE

Using an R_{SET} of 215 k Ω may also select a code of 14d (+1 LSB) yielding a current of 3.80 μA and a start-up voltage of 1.081 V.

8.2.3 Application Curves




Figure 13. Output Voltage vs. Code for LM21k with LM10011



9 Power Supply Recommendations

The LM10011 can be driven from a PWM controller V_{DD} pin or from the V_{IN} supply pin as shown in Figure 12. To ensure reliable operation, the LM10011 V_{DD} input power supply must be limited to 6 V maximum.

10 Layout

10.1 Layout Guidelines

The following guidelines should be followed when designing the PC board for the LM10011:

- Place the LM10011 close to the regulator feedback pin to minimize the FB trace length.
- Place a small capacitor, C_{VDD}, (1 nF) directly adjacent to the VDD and GND pins of the LM10011 to help minimize transients which may occur on the input supply line.
- The high-current path from the board input to the load and the return path should be parallel and close to each other to minimize loop inductance.
- The ground connections for the various components around the LM10011 should be connected directly to each other, and to the LM10011 GND pins, and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high-current ground line.
- For additional information about the operation of the regulator, please consult the respective data sheet and application notes on the respective evaluation boards.



10.2 Layout Example




Figure 14. Typical Top Layer Layout



11 Device and Documentation Support

11.1 Trademarks

All trademarks are the property of their respective owners.

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: *LM10011*

Copyright © 2012-2014, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

20-Oct-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM10011SD/NOPB	ACTIVE	WSON	DSC	10	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L271B	Samples
LM10011SDX/NOPB	ACTIVE	WSON	DSC	10	4500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	L271B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

20-Oct-2014

n no event shall TI's liability arising out of	such information exceed the total purchase pr	rice of the TI part(s) at issue in this	document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 14-Nov-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM10011SD/NOPB	WSON	DSC	10	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LM10011SDX/NOPB	WSON	DSC	10	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

www.ti.com 14-Nov-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM10011SD/NOPB	WSON	DSC	10	1000	210.0	185.0	35.0
LM10011SDX/NOPB	WSON	DSC	10	4500	367.0	367.0	35.0



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.