











**TPD8S009** SLVS816A - JULY 2008 - REVISED DECEMBER 2015

# TPD8S009 8-Channel ESD Protection for DisplayPort and HDMI

#### **Features**

- IEC 61000-4-2 Level 4 ESD Protection
  - ±8-kV Contact Discharge
- IEC 61000-4-5 Surge Protection
  - 2.5 A (8 / 20 µs)
- I/O Capacitance: 0.8 pF (Typical)
- Low Leakage Current: 10 nA (Typical)
- Supports High-Speed Differential Data Rates (3-dB Bandwidth > 4 GHz)
- I<sub>off</sub> Feature
- Industrial Temperature Range: -40°C to +85°C
- Easy Straight-Through Routing Package for **HDMI** and DisplayPort Connectors

## 2 Applications

- **End Equipment** 
  - Set-Top Boxes
  - Laptops and Desktops
  - **Projectors**
  - Video Surveillance
- Interfaces
  - DisplayPort 1.1
  - **HDMI 1.4**
  - DVI

## 3 Description

The TPD8S009 device is an eight-channel TVS diode array for ESD protection. The TPD8S009 is rated to dissipate contact ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4), with ±8-kV contact discharge ESD protection. The low capacitance (0.8 pF) of this device, coupled with the excellent matching between differential signal pairs enables this device to provide transient voltage suppression circuit protection for high-speed idfferential data rates (3-dB bandwidth > 4 GHz).


The TPD8S009 is offered in a 8-pin SON package. This package offers easy design and layout, as the package matches exactly with the HDMI and DisplayPort high-speed pinout.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPD8S009	SON (15)	2.50 mm × 6.50 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Internal Schematic





### **Table of Contents**

1	Features 1		7.3 Feature Description	
2	Applications 1		7.4 Device Functional Modes	········ ·
3	Description 1	8	Application and Implementation	8
4	Revision History2		8.1 Application Information	
5	Pin Configuration and Functions		8.2 Typical Application	
6	Specifications	9	Power Supply Recommendations	10
٠	6.1 Absolute Maximum Ratings	10	Layout	10
	6.2 ESD Ratings		10.1 Layout Guidelines	10
	6.3 Recommended Operating Conditions		10.2 Layout Example	10
	6.4 Thermal Information	11	Device and Documentation Support	1°
	6.5 Electrical Characteristics5		11.1 Community Resources	1º
	6.6 Typical Characteristics 5		11.2 Trademarks	1º
7	Detailed Description 6		11.3 Electrostatic Discharge Caution	1º
-	7.1 Overview		11.4 Glossary	1º
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	1

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


## Changes from Original (July 2008) to Revision A

**Page** 

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted Ordering Information table



# 5 Pin Configuration and Functions



N.C. - Not internally connected

## **Pin Functions**

PIN		TYPE	DESCRIPTION					
NO.	NAME	ITPE	DESCRIPTION					
1	D0+							
3	D0-							
4	D1+							
6	D1-	F0D	High-speed ESD clamp provides ESD protection to the high-speed display port/HDMI					
7	D2+	ESD port	differential data lines.					
9	D2-							
10	D3+							
12	D3-							
2								
5	CND	CND						
8	GND	GND	Ground					
11								
14	N.C.	No connect	No internal signal connection					
13	V	Cupply	I/O gupoly					
15	V <sub>CC</sub>	Supply	I/O supply					



## **Specifications**

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	-0.3	6	V
$V_{IO}$	IO signal voltage	0	$V_{CC}$	V
T <sub>A</sub>	Characterized free-air operating temperature	-40	85	°C
P <sub>PP</sub>	Peak pulse power (t <sub>p</sub> = 8/20 μs)		25	W
I <sub>PP</sub>	Peak pulse current (t <sub>p</sub> = 8/20 μs)		2.5	Α
T <sub>stg</sub>	Storage temperature	-65	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500		
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> IEC 61000-4-2 Contact Discharge		V	
		IEC 61000-4-2 Air-Gap Discharge	±9000	

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{IO}$	Input pin voltage	0	$V_{CC}$	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

### 6.4 Thermal Information

		TPD8S009	
	THERMAL METRIC <sup>(1)</sup>	DSM (SON)	UNIT
		15 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	405.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	35.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	284.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	49.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	284.3	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.




## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	MIN	TYP	MAX	UNIT	
$V_{RWM}$	Reverse standoff voltage	Any IO pin to ground				5.5	V
$V_{BR}$	Breakdown voltage	$I_{IO} = 1 \text{ mA}$	Any IO pin to ground	9			V
I <sub>IO</sub>	IO port current	$V_{IO} = 3.3 \text{ V}, V_{CC} = 5 \text{ V}$	Any IO pin		0.01	0.1	μΑ
I <sub>off</sub>	Current from IO port to supply pins	$V_{IO} = 3.3 \text{ V}, V_{CC} = 5 \text{ V}$	Any IO pin		0.01	0.1	μΑ
$V_D$	Diode forward voltage	$I_{IO} = 8 \text{ mA}$	Lower clamp diode	0.6	0.8	0.95	V
$R_{DYN}$	Dynamic resistance	I = 1 A	Any IO pin		1.1		Ω
C <sub>IO</sub>	IO capacitance	$V_{CC} = 5 \text{ V}, V_{IO} = 2.5 \text{ V}$	Any IO pin		0.8		pF
I <sub>CC</sub>	Operating supply current	V <sub>IO</sub> = Open, V <sub>CC</sub> = 5 V	V <sub>CC</sub> pin		0.1	1	μA

# 6.6 Typical Characteristics






## 7 Detailed Description

#### 7.1 Overview

The TPD8S009 is an eight-channel TVS diode array for ESD protection. TPD8S009 is rated to dissipate contact ESD strikes at the maximum level specified in the IEC 61000-4-2 international standard (Level 4), with ±8-kV contact discharge ESD protection. The low capacitance (0.8 pF) of this device, coupled with the excellent matching between differential signal pairs enables this device to provide transient voltage suppression circuit protection for high-speed idfferential data rates (3-dB bandwidth > 4 GHz).

The TPD8S009 offers an optional  $V_{CC}$  supply pin which can be connected to system supply plane. There is a blocking diode at the  $V_{CC}$  pin to enable the  $I_{off}$  feature for the TPD8S009. The TPD8S009 can handle live signal at the signal pins when the  $V_{CC}$  pin is connected to 0 V. The  $V_{CC}$  pin allows all the internal circuit nodes of the TPD8S009 to be at known potential during start-up time. However, connecting the optional  $V_{CC}$  pin to board supply plane doesn't affect the system level ESD performance of the TPD8S009.

#### 7.2 Functional Block Diagram



## 7.3 Feature Description

#### 7.3.1 IEC 61000-4-2 ESD Protection

The I/O pins can withstand ESD events up to ±8-kV contact and ±9-kV air. An ESD and surge clamp diverts the current to ground.

#### 7.3.2 IEC 61000-4-5 Surge Protection

The I/O pins can withstand surge events up to 2.5 A and 25 W (8/20-µs waveform). An ESD and surge clamp diverts this current to ground.

#### 7.3.3 I/O Capacitance

The capacitance between each I/O pin to ground is 0.8 pF (typical). This device can support data rates up to 3.4 Gbps.

## 7.3.4 Low Leakage Current

The I/O pins feature a low leakage current of 10 nA (typical) with an IO bias of 3.3 V and V<sub>CC</sub> bias of 5 V.

### 7.3.5 Supports High-Speed Differential Data Rates

The I/O pins low capacitance of 0.8 pF (typical) gives them a typical –3-dB bandwidth > 4 GHz. This allows the TPD8S009 to protect interfaces with high-speed signals like HDMI 1.4.



## **Feature Description (continued)**

### 7.3.6 I<sub>off</sub> Feature

The TPD8S009 offers an optional  $V_{CC}$  supply pin which can be connected to system supply plane. There is a blocking diode at the  $V_{CC}$  pin which makes it so the TPD4S009 can handle live signal at the D+, D– pins when the  $V_{CC}$  pin is connected to 0 V. This is the  $I_{off}$  feature, which is crucial for HDMI, as a live signal can be put on the IO pins when the system is powered off.

### 7.3.7 Industrial Temperature Range

This device features an industrial operating range of -40°C to +85°C.

## 7.3.8 Easy Straight Through Routing

The layout of this device makes it simple and easy to add protection to an existing layout. The packages offers flow-through routing, requiring minimal modification to an existing layout. Flow-through routing also allows the PCB designer to optimize the signal integrity of any high-speed signals being protected.

#### 7.4 Device Functional Modes

TPD8S009 is a passive-integrated circuit that activates whenever voltages above  $V_{BR}$  or below the lower diodes  $V_{forward}$  (-0.6 V) are present upon the circuit being protected. During ESD events, voltages as high as ±9 kV can be directed to ground and  $V_{CC}$  through the internal diode network. Once the voltages on the protected lines fall below the trigger voltage of the TPD8S009 (usually within 10's of nano-seconds) the device reverts back to a high-impedance state.



## 8 Application and Implementation

### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPD8S009 can provide system-level ESD protection to the high-speed differential lines of the HDMI or display ports. The flow-through package offers flexibility for board routing with traces up to 15-mm wide. Figure 5 shows the board-layout scheme for the four differential pair lines. The special pin configuration of the TPD8S009 matches the HDMI or DisplayPort pin assignments. It allows the differential signal pairs to couple together after they touch the ESD ports (pins 1–3, 4–6, 7–9, and 10–12) of the TPD8S009.

The TPD4E001 is recommended for ESD protection of slow-speed control lines.

## 8.2 Typical Application

PIN NO.	SIGNAL TYPE	PIN NAME	MATING ROW CONTACT LOCATION	VERTICALLY OPPOSED CONNECTOR FRONT VIEW	TPD8	S009	
1	Out	ML Lane 0(p)	Тор				
2	GND	GND	Bottom				]
3	Out	ML Lane 0(n)	Тор				]
4	Out	ML Lane 1(p)	Bottom			'	
8	GND	GND	Тор				]
6	Out	ML Lane 1(n)	Bottom				]
7	Out	ML Lane 2(p)	Тор			'	
8	GND	GND	Bottom				]
9	Out	ML Lane 2(n)	Тор	-			]
10	Out	ML Lane 3(p)	Bottom			'	Core Scalar/
11	GND	GND	Тор				Switch
12	Out	ML Lane 3(n)	Bottom				]
13	GND	GND	Тор				
14	GND	GND	Bottom				
15	I/O	Aux CH (p)	Тор	-	<b>─</b>		
16	GND	GND	Bottom				
17	I/O	Aux CH (n)	Тор			TDD 4500;	]
18	In	Hot Plug Detect	Bottom		<del></del>	TPD4E001	
19	PWR Out	Return DP PWR	Тор				]
20	PWR RIN	DP PWR	Bottom				<u> </u>

Display Port Connector

TPD8S009 and TPD4E001 provide complete ESD protection for display or HDMI interface

Figure 5. Typical Application



## **Typical Application (continued)**

#### 8.2.1 Design Requirements

For this design example, one TPD8S009 devices, and one TPD4E001 are being used in an HDMI 1.4 application. This provides a complete port protection scheme.

Given the HDMI 1.4 application, the following parameters are shown in Table 1.

**Table 1. Design Parameters** 

DESIGN PARAMETER	VALUE
Signal range on high-speed TMDS pins	0 V to 3.6 V
Operating Frequency	1.7 GHz

## 8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must know the following:

- · Signal range on all the protected lines
- · Operating frequency


#### 8.2.2.1 Signal Range on High Speed TMDS Pins

TPD8S009 has 8 identical protection channels for signal lines. The symmetry of the device provides flexibility when selecting which of the 8 I/O channels protect which signal lines. The package is also designed to easily lay out on an HDMI connector, eliminating any tricky routing issues. Any I/O supports a signal range of 0 to 5.5 V. Therefore, this device supports the HDMI 1.4 signal swing.

#### 8.2.2.2 Bandwidth on High-Speed TMDS Pins

Each pin of the TPD8S009 has a typical –3-dB bandwidth of 4GHz. Therefore, this device can handle HDMI 1.4 data rate of 3.4 Gbps with operating frequency of 1.7 GHz.

#### 8.2.3 Application Curves






Figure 7. Eye Diagram With TPD8S009 (2.5-Gbps Data Rate)



## 9 Power Supply Recommendations

This device is a passive ESD protection device so there is no need to power it. Take care to make sure that the maximum voltage specifications for each pin are not violated.

## 10 Layout

## 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

## 10.2 Layout Example




Figure 8. Typical Layout for HDMI Connector



## 11 Device and Documentation Support

### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

31-Aug-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD8S009DSMR	ACTIVE	SON	DSM	15	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	PK009	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





31-Aug-2016

# PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal


Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD8S009DSMR	SON	DSM	15	3000	180.0	12.4	2.75	6.75	0.95	4.0	12.0	Q1

www.ti.com 3-Aug-2017



#### \*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPD8S009DSMR	SON	DSM	15	3000	203.0	203.0	35.0	




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.



# DSM (R-PDSO-N15)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



# DSM (R-PDSO-N15)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.