

Data sheet acquired from Harris Semiconductor SCHS146F

March 1998 - Revised October 2003

Features

- · Select One of Eight Data Outputs
 - Active Low for CD74HC137 and CD74HCT137
 - Active High for 'HC237 and CD74HCT237
- I/O Port or Memory Selector
- Two Enable Inputs to Simplify Cascading
- Typical Propagation Delay of 13ns at V_{CC} = 5V, 15pF, $T_{\Delta} = 25^{\circ}C$ (CD74HC237)
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30%, of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

CD74HC137, CD74HCT137, and The 'HC237, CD74HCT237 are high speed silicon gate CMOS decoders well suited to memory address decoding or data routing applications. Both circuits feature low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL logic.

CD74HC137, CD74HCT137, CD54HC237, CD74HC237, **CD74HCT237**


High-Speed CMOS Logic, 3- to 8-Line **Decoder/Demultiplexer with Address Latches**


> Both circuits have three binary select inputs (A0, A1 and A2) that can be latched by an active High Latch Enable (LE) signal to isolate the outputs from select-input changes. A "Low" LE makes the output transparent to the input and the circuit functions as a one-of-eight decoder. Two Output Enable inputs (\overline{OE}_1 and OE_0) are provided to simplify and to facilitate demultiplexing. cascading The demultiplexing function is accomplished by using the A_0 , A_1 , A₂ inputs to select the desired output and using one of the other Output Enable inputs as the data input while holding the other Output Enable input in its active state. In the CD74HC137 and CD74HCT137 the selected output is a "Low"; in the 'HC237 and CD74HCT237 the selected output is a "High".

Ordering Information

PART NUMBER	TEMP. RANGE (^o C)	PACKAGE
CD54HC237F3A	-55 to 125	16 Ld CERDIP
CD74HC137E	-55 to 125	16 Ld PDIP
CD74HC137PW	-55 to 125	16 Ld TSSOP
CD74HC137PWR	-55 to 125	16 Ld TSSOP
CD74HC137PWT	-55 to 125	16 Ld TSSOP
CD74HC237E	-55 to 125	16 Ld PDIP
CD74HC237M	-55 to 125	16 Ld SOIC
CD74HC237MT	-55 to 125	16 Ld SOIC
CD74HC237M96	-55 to 125	16 Ld SOIC
CD74HC237NSR	-55 to 125	16 Ld SOP
CD74HC237PW	-55 to 125	16 Ld TSSOP
CD74HC237PWR	-55 to 125	16 Ld TSSOP
CD74HC237PWT	-55 to 125	16 Ld TSSOP
CD74HCT137E	-55 to 125	16 Ld PDIP
CD74HCT137MT	-55 to 125	16 Ld SOIC
CD74HCT137M96	-55 to 125	16 Ld SOIC
CD74HCT237E	-55 to 125	16 Ld PDIP

NOTE: When ordering, use the entire part number. The suffixes 96 and R denote tape and reel. The suffix T denotes a small-quantity reel of 250.





'HC137, 'HCT137 TRUTH TABLE


		INP	UTS						OUT	PUTS			
LE	OE ₀	OE ₁	A ₂	A ₁	A ₀	Ϋ́ ₀	Υ ₁	Ϋ́2	\overline{Y}_3	\overline{Y}_4	\overline{Y}_5	₹ ₆	Ϋ ₇
Х	Х	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
Х	L	Х	Х	Х	Х	Н	н	Н	Н	Н	н	Н	Н
L	Н	L	L	L	L	L	н	Н	Н	Н	н	Н	Н
L	н	L	L	L	Н	н	L	н	н	н	н	н	Н
L	Н	L	L	Н	L	Н	н	L	Н	Н	н	Н	Н
L	Н	L	L	Н	Н	Н	н	Н	L	Н	Н	Н	Н
L	Н	L	Н	L	L	Н	н	Н	Н	L	н	Н	Н
L	Н	L	Н	L	Н	Н	н	Н	Н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н	н	Н	Н	Н	н	L	Н
L	Н	L	Н	Н	Н	Н	н	Н	Н	Н	н	Н	L
Н	Н	L	Х	Х	Х	Depen	ds upon th	e address	previousl	y applied	while LE v	as at a lo	gic low.

H = High Voltage Level, L = Low Voltage Level, X = Don't Care

'HC237, 'HCT237 TRUTH TABLE

		INP	UTS						OUT	PUTS			
LE	OE ₀	OE ₁	A ₂	A ₁	A ₀	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
Х	Х	Н	Х	Х	Х	L	L	L	L	L	L	L	L
Х	L	Х	Х	Х	Х	L	L	L	L	L	L	L	L
L	н	L	L	L	L	Н	L	L	L	L	L	L	L
L	н	L	L	L	Н	L	н	L	L	L	L	L	L
L	н	L	L	н	L	L	L	Н	L	L	L	L	L
L	н	L	L	Н	Н	L	L	L	Н	L	L	L	L
L	Н	L	Н	L	L	L	L	L	L	Н	L	L	L
L	н	L	Н	L	Н	L	L	L	L	L	Н	L	L
L	н	L	Н	н	L	L	L	L	L	L	L	Н	L
L	н	L	н	н	Н	L	L	L	L	L	L	L	н
Н	н	L	Х	Х	Х	Depen	ds upon th	e address	previousl	y applied	while LE w	as at a lo	gic low.
H = High	Voltage L	evel, L = L	_ow Volta	ge Level, X	K = Don't (Care							

2



Absolute Maximum Ratings

DC Supply Voltage, V _{CC}
DC Input Diode Current, I_{IK} For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I _{OK}
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_0 > -0.5V$ or $V_0 < V_{CC} + 0.5V$
DC V _{CC} or Ground Current, I _{CC} ±50mA
On exerting a Completion of
Operating Conditions

Temperature Range (T _A)55°C to 125°C
Supply Voltage Range, V _{CC}
HC Types
HCT Types
DC Input or Output Voltage, VI, VO 0V to VCC
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

Thermal Information

Package Thermal Impedance, θ_{JA} (see Note 1):
E (PDIP) Package
M (SOIC) Package73 ⁰ C/W
NS (SOP) Package64 ^o C/W
PW (TSSOP) Package 108°C/W
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. The package thermal impedance is calculated in accordance with JESD 51-7.

DC Electrical Specifications

		TE: CONDI		V _{CC}		25 ⁰ C		-40°C TO 85°C		-55°C TO 125°C			
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
HC TYPES			-		_								
High Level Input	VIH	-	-	2	1.5	-	-	1.5	-	1.5	-	V	
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V	
				6	4.2	-	-	4.2	-	4.2	-	V	
Low Level Input	VIL	-	-	2	-	-	0.5	-	0.5	-	0.5	V	
Voltage			1	4.5	-	-	1.35	-	1.35	-	1.35	V	
				6	-	-	1.8	-	1.8	-	1.8	V	
High Level Output V _{OH}	$V_{\text{IH}} \text{ or } V_{\text{IL}}$	-0.02	2	1.9	-	-	1.9	-	1.9	-	V		
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V	
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V	
High Level Output			-	-	-	-	-	-	-	-	-	V	
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V	
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V	
Low Level Output	V _{OL}	V_{IH} or V_{IL}	0.02	2	-	-	0.1	-	0.1	-	0.1	V	
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V	
			0.02	6	-	-	0.1	-	0.1	-	0.1	V	
Low Level Output			-	-	-	-	-	-	-	-	-	V	
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V	
			5.2	6	-	-	0.26	-	0.33	-	0.4	V	
Input Leakage Current	ų	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μA	

CD74HC137, CD74HCT137, CD54HC237, CD74HC237, CD74HCT237

		TEST CONDITIONS		v _{cc}	25 ⁰ C			-40 ^о С т	O 85°C	-55°C T	O 125 ⁰ C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	(V)	MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	UNITS
Quiescent Device Current	Icc	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μA
HCT TYPES	•				•		•					
High Level Input Voltage	V _{IH}	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lı	V _{CC} and GND	0	5.5	-	-	±0.1	-	±1	-	±1	μA
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	∆I _{CC} (Note 2)	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ

DC Electrical Specifications (Continued

NOTE:

2. For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

HCT Input Loading Table

INPUT	UNIT LOADS
All	1.5

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Table, e.g., 360µA max at 25°C.

Prerequisite For Switching Specifications

			25 ⁰ C		-40 ⁰ C 1	O 85°C	-55°C TO 125°C		
SYMBOL	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
ts∪	2	50	-	-	65	-	75	-	ns
	4.5	10	-	-	13	-	15	-	ns
	6	9	-	-	11	-	13	-	ns
t _H	2	30	-	-	40	-	45	-	ns
	4.5	6	-	-	8	-	9	-	ns
	6	5	-	-	7	-	8	-	ns
	tsu	tsu 2 4.5 6 t _H 2 4.5	SYMBOL (V) MIN t _{SU} 2 50 4.5 10 6 9 t _H 2 30 4.5 6	VCC (V) MIN TYP t_{SU} 2 50 - 4.5 10 - 6 9 - t_H 2 30 - 4.5 6 - -	$\begin{tabular}{ c c c c c c c c c c c } \hline $YMBOL$ & $VCc$$$V(V)$ & MIN & TYP & MAX \\ \hline t_{SU} & 2 & 50 & $-$ & $-$ \\ \hline 4.5 & 10 & $-$ & $-$ \\ \hline 4.5 & 6 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline 4.5 & 6 & $-$ & $-$ \\ \hline 4.5 & 6 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & 2 & 30 & $-$ & $-$ \\ \hline t_{H} & t	$\begin{tabular}{ c c c c c c c c c c c } \hline SYMBOL & VCC \\ \hline WIN & TYP & MAX & MIN \\ \hline t_{SU} & 2 & 50 & - & - & 65 \\ \hline 4.5 & 10 & - & - & 13 \\ \hline 4.5 & 10 & - & - & 13 \\ \hline 6 & 9 & - & - & 11 \\ \hline t_{H} & 2 & 30 & - & - & 40 \\ \hline 4.5 & 6 & - & - & 8 \\ \hline \end{tabular}$	$\begin{tabular}{ c c c c c c c c c c c } \hline $YMBOL$ & VCC (V) & MIN & TYP & MAX & MIN & MAX \\ \hline KU & 2 & 50 & $-$ & $-$ & 65 & $-$ \\ \hline 4.5 & 10 & $-$ & $-$ & 13 & $-$ \\ \hline 4.5 & 6 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 11 & $-$ & $-$ & 11 & $-$ \\ \hline 12 & $-$ & $-$ & 11 & $-$ \\ \hline 13 & $-$ & $-$ & 11 & $-$ \\ \hline 14 & $-$ & $-$ & 11 & $-$ \\ \hline 14 & $-$ & $-$ & 11 & $-$ \\ \hline 15 & $-$ & $-$ & 11 & $-$ & $-$ \\ \hline 15 & $-$ & $-$ & 11 & $-$ & $-$ & 11 \\ \hline 15 & $-$ & $-$ & $$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$

Prerequisite For Switching Specifications (Continued)

		v _{cc}		25 ⁰ C		-40 ⁰ C T	O 85°C	-55°C T	O 125 ⁰ C		
PARAMETER	SYMBOL	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS	
LE Pulse Width	t _W	2	50	-	-	65	-	75	-	ns	
		4.5	10	-	-	13	-	15	-	ns	
		6	9	-	-	1	-	13	-	ns	
HCT TYPES											
An to LE Setup Time	t _{SU}	4.5	10	-	-	13	-	15	-	ns	
An to LE Hold Time											
CD74HCT137	t _H	4.5	7	-	-	9	-	11	-	ns	
CD74HCT237	t _H	4.5	5	-	-	5	-	5	-	ns	
LE Pulse Width	t _W	4.5	10	-	-	13	-	15	-	ns	

Switching Specifications Input tr, tf = 6ns

		TEST			25 ⁰ C			с то ⁰С	-55 ⁰ C T	O 125 ⁰ C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
HC TYPES										•	
Propagation Delay CD74HC137, CD74HCT137	t _{PLH} , t _{PHL}	$C_L = 50 pF$	2	-	-	180	-	225	-	270	ns
An to any \overline{Y}			4.5	-	-	36	-	45	-	54	ns
			6	-	-	31	-	38	-	46	ns
Propagation Delay 'HC237, CD74HCT237	^t PLH, ^t PHL	C _L = 50pF	2	-	-	160	-	200	-	240	ns
An to any Y			4.5	-	-	32	-	40	-	48	ns
			6	-	-	27	-	34	-	41	ns
Address to Output											
CD74HC137	t _{PLH} , t _{PHL}	C _L = 15pF	5	5	15	-	-	-	-	-	ns
'HC237	t _{PLH} , t _{PHL}	C _L = 15pF	5	-	13	-	-	-	-	-	ns
OE_0 to any \overline{Y} or Y	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	-	145	-	180	-	220	ns
			4.5	-	-	29	-	36	-	44	ns
			6	-	-	25	-	31	-	38	ns
\overline{OE}_1 to any \overline{Y} or Y	t _{TLH} , t _{THL}	C _L = 50pF	2	-	-	145	-	180	-	220	ns
			4.5	-	-	29	-	36	-	44	ns
			6	-	-	25	-	31	-	38	ns
LE to any \overline{Y} or Y	t _{TLH} , t _{THL}	$C_L = 50 pF$	2	-	-	190	-	240	-	285	ns
			4.5	-	-	38	-	48	-	57	ns
			6	-	-	32	-	41	-	48	ns
Power Dissipation Capacitance, (Notes 3, 4)											
CD74HC137	C _{PD}	C _L = 15pF	5	-	19	-	-	-	-	-	pF
'HC237	C _{PD}	C _L = 15pF	5	-	23	-	-	-	-	-	pF
Output Transition Time	t _{TLH} , t _{THL}	$C_L = 50 pF$	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	Cl	-	-	-	-	10	-	10	-	10	pF

		TEST		25 ⁰ C			-40 ^o C TO 85 ^o C		-55 ⁰ C TO 125 ⁰ C		
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HCT TYPES										-	
Propagation Delay An to any \overline{Y} or Y	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	-	38	-	48	-	57	ns
Address to Output	t _{PLH} , t _{PHL}	C _L = 15pF	5	-	16	-	-	-	-	-	ns
OE ₀ to any Y (HC137)	t _{PLH} , t _{PHL}	$C_L = 50 pF$	4.5	-	-	35	-	44	-	53	ns
OE_0 to any \overline{Y} (HC237)	t _{PLH} , t _{PHL}	$C_L = 50 pF$	4.5	-	-	33	-	41	-	60	ns
$\overline{\text{OE}}_1$ to any $\overline{\text{Y}}$ (HC137)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	37	-	46	-	56	ns
$\overline{\text{OE}}_1$ to any $\overline{\text{Y}}$ (HC237)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	35	-	44	-	53	ns
LE to any Y (HC137)	t _{TLH} , t _{THL}	CL = 50pF	4.5	-	-	44	-	55	-	66	ns
LE to any \overline{Y} (HC237)	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	-	42	-	53	-	63	ns
Power Dissipation Capacitance, (Notes 3, 4) CD74HC137	C _{PD}	С _L = 15рF	5	_	19	-	-	-	-	-	pF
'HC237	C _{PD}	C _L = 15pF	5	-	23	-	-	-	-	-	pF
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5			15		19		22	ns
Input Capacitance	CI	-	-	-	-	10	-	10	-	10	pF


Switching Specifications Input tr, tf = 6ns (Continued)

NOTES:

3. C_{PD} is used to determine the dynamic power consumption, per gate.

4. $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where: $f_i =$ Input Frequency, $C_L =$ Output Load Capacitance, $V_{CC} =$ Supply Voltage.

Test Circuits and Waveforms



NOTE: Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH





FIGURE 3. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC



NOTE: Outputs should be switching from 10% V_{CC} to 90% V_{CC} in accordance with device truth table. For f_{MAX} , input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND PULSE WIDTH




FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

Test Circuits and Waveforms (Continued) − t_fCL t_rCL → ← t_fCL t_rC_L → зv Vcc CLOCK -2.7\ 90% CLOCK 50% 1.3V INPUT INPUT 0.3V 10% GND GND t_{H(L)} tH(H) t_{H(L)} → tH(H) -Vcc 3V DATA DATA 50% 1.3V 1.3V 1.3V INPUT INPUT GND GND tsu(H) tSU(L) tSU(H) tSU(L) - t_{TLH} <-- t_{THL} - t_{TLH} ← t_{THL} 90% 90% 90% 90% _ 50% OUTPUT 1.3V OUTPUT .3V 10% t_{PHL} t_{PHL} t_{PLH} t_{PLH} t_{REM} – ^tREM Vcc 3V SET, RESET OR PRESET SET, RESET 50% 1.3V OR PRESET GND GND IC IC C_L C_L Ť Ī 50pF 50pF FIGURE 5. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, FIGURE 6. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS TRIGGERED SEQUENTIAL LOGIC CIRCUITS



24-Sep-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-8860601EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8860601EA CD54HC237F3A	Samples
CD54HC237F	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD54HC237F	Samples
CD54HC237F3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8860601EA CD54HC237F3A	Samples
CD74HC137E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC137E	Samples
CD74HC137PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ137	Samples
CD74HC137PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ137	Samples
CD74HC237E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC237E	Samples
CD74HC237EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC237E	Samples
CD74HC237M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC237M	Samples
CD74HC237M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC237M	Samples
CD74HC237M96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC237M	Samples
CD74HC237ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC237M	Samples
CD74HC237MG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC237M	Samples
CD74HC237NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC237M	Samples
CD74HC237PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ237	Samples
CD74HC237PWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HJ237	Samples
CD74HCT137E	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT137E	Samples



24-Sep-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CD74HCT137EE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT137E	Samples
CD74HCT137M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT137M	Samples
CD74HCT137MT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT137M	Samples
CD74HCT137MTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT137M	Samples
CD74HCT137MTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT137M	Samples
CD74HCT237E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT237E	Samples
CD74HCT237EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT237E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

24-Sep-2015

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC237, CD74HC237 :

- Catalog: CD74HC237
- Military: CD54HC237

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC137PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC237M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD74HC237NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD74HC237PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HC237PWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD74HCT137M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC137PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD74HC237M96	SOIC	D	16	2500	333.2	345.9	28.6
CD74HC237NSR	SO	NS	16	2000	367.0	367.0	38.0
CD74HC237PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD74HC237PWT	TSSOP	PW	16	250	367.0	367.0	35.0
CD74HCT137M96	SOIC	D	16	2500	333.2	345.9	28.6

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated