



www.ti.com SLLS547-NOVEMBER 2002

## 1.5-Gbps LVDS/LVPECL/CML-TO-CML TRANSLATOR/REPEATER


### **FEATURES**

- Provides Level Translation From LVDS or LVPECL to CML, Repeating From CML to CML
- Signaling Rates<sup>(1)</sup> up to 1.5 Gbps
- CML Compatible Output Directly Drives Devices With 3.3-V, 2.5-V, or 1.8-V Supplies
- Total Jitter < 70 ps
- Low 100 ps (Max) Part-To-Part Skew
- Wide Common-Mode Receiver Capability Allows Direct Coupling of Input Signals
- 25 mV of Receiver Input Threshold Hysteresis Over 0-V to 4-V Common-Mode Range
- Propagation Delay Times, 800 ps Maximum
- 3.3-V Supply Operation
- Available in SOIC and MSOP Packages

### **APPLICATIONS**

- Level Translation
- 622-MHz Central Office Clock Distribution
- High-Speed Network Routing
- Wireless Basestations
- Low Jitter Clock Repeater<sup>(1)</sup>
- (1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

### **FUNCTIONAL DIAGRAM**




### DESCRIPTION

This high-speed translator/repeater is designed for signaling rates up to 1.5 Gbps to support various high-speed network routing applications. The driver output is compatible with current-mode logic (CML) levels, and directly drives  $50\text{-}\Omega$  or  $25\text{-}\Omega$  loads connected to 1.8-V, 2.5-V, or 3.3-V nominal supplies. The capability for direct connection to the loads may eliminate the need for coupling capacitors. The receiver input is compatible with LVDS (TIA/EIA-644), LVPECL, and CML signaling levels. The receiver tolerates a wide common-mode voltage range, and may also be directly coupled to the signal source. The internal data path from input to output is fully differential for low noise generation and low pulse-width distortion.

The  $V_{BB}$  pin is an internally generated voltage supply to allow operation with a single-ended LVPECL input. For single-ended LVPECL input operation, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage. When used, decouple  $V_{BB}$  with a 0.01- $\mu$ F capacitor and limit the current sourcing or sinking to 400  $\mu$ A. When not used,  $V_{BB}$  should be left open.

This device is characterized for operation from -40°C to 85°C.

### **EYE PATTERN**



 $\rm V_{CC}$  = 3.3 V, T\_A = 25  $^{\circ}\rm C$  ,  $\rm |V_{ID}|$  = 200 mV, V $_{IC}$  = 1.2 V, V $_{TT}$  = 3.3 V, R $_{T}$  = 50  $\Omega$ 



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **ORDERING INFORMATION**

PART NUMBER	PART MARKING	PACKAGE	STATUS
SN65CML100D	CML100	SOIC	Production
SN65CML100DGK	NWB	MSOP	Production

### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

				UNIT
$V_{CC}$	Supply voltage rar	nge <sup>(2)</sup>		-0.5 V to 4 V
I <sub>BB</sub>	Sink/source	±0.5 mA		
	Voltage range, (A,	, B, Y, Z)		0 V to 4.3 V
	Flootroototio	Human Body Model (3)	A, B, Y, Z, and GND	±5 kV
	Electrostatic discharge	numan body woder (%)	All pins	±2 kV
	alconargo	Charged-Device Model <sup>(4)</sup>	All pins	±1500 V
	Continuous power	dissipation		See Dissipation Rating Table
T <sub>stg</sub>	Storage temperatu	−65°C to 150°C		
	Lead temperature	1,6 mm (1/16 inch) from case for 10	seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	3.3	3.6	V
		3.3-V nominal supply at terminator	3	3.3	3.6	V
$V_{TT}$		Terminator supply voltage 2.5-V nominal supply at terminator		2.5	2.625	V
V <sub>TT</sub> Te		1.8-V nominal supply at terminator	1.7		1.9	V
$ V_{ID} $	Magnitude of differential inp	out voltage	0.1		1	V
	Input voltage (any combina	tion of common-mode or input signals)	0		4	V
$V_{BB}$	Output current				400	μΑ
T <sub>A</sub>	Operating free-air temperat	ure	-40		85	°C

### **PACKAGE DISSIPATION RATINGS**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
DGK	425 mW	3.4 mW/°C	221 mW
D	725 mW	5.8 mW/°C	377 mW

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with JEDEC Standard 22, Test Method A114-A.7.

<sup>(4)</sup> Tested in accordance with JEDEC Standard 22, Test Method C101.



### **DEVICE CHARACTERISTICS**

	PARAMETER	MIN	NOM	MAX	UNIT
$I_{CC}$	Supply current, device only		9	12	mA
$V_{BB}$	Switching reference voltage <sup>(1)</sup>	1890	1950	2010	mV

<sup>(1)</sup>  $V_{BB}$  parameter varies 1:1 with  $V_{CC}$ 

### INPUT ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT	
V <sub>IT+</sub>	Positive-going differential input voltage threshold	See Figure 1 and Table 1			100	mV	
V <sub>IT-</sub>	Negative-going differential input voltage threshold	See Figure 1 and Table 1	-100			IIIV	
V <sub>ID(HYS)</sub>	Differential input voltage hysteresis, V <sub>IT+</sub> – V <sub>IT-</sub>			25		mV	
	Input gurrent (A or B inpute)	V <sub>I</sub> = 0 V or 2.4 V, Second input at 1.2 V	-20		20	μΑ	
11	Input current (A or B inputs)	V <sub>I</sub> = 4 V, Second input at 1.2 V			33		
I <sub>I(OFF)</sub>	Power off input current (A or B inputs)	V <sub>CC</sub> = 1.5 V, V <sub>I</sub> = 0 V or 2.4 V, Second input at 1.2 V	-20		20	μΑ	
(011)		$V_{CC} = 1.5 \text{ V}, V_I = 4 \text{ V}, \text{ Second input at } 1.2 \text{ V}$			33		
I <sub>IO</sub>	Input offset current ( I <sub>IA</sub> - I <sub>IB</sub>  )	$V_{IA} = V_{IB}$ , $0 \le V_{IA} \le 4 V$	-6		6	μΑ	
0	Differential input conscitones	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$		3		~F	
C <sub>i</sub>	Differential input capacitance	V <sub>CC</sub> = 0 V		3		pF	

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.

### **OUTPUT ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OH</sub>	Output high voltage <sup>(2)</sup>		V <sub>TT</sub> 60	V <sub>TT</sub> -10	$V_{TT}$	mV
V <sub>OL</sub>	Output low voltage <sup>(2)</sup>	$R_T = 50 \Omega$ , V <sub>TT</sub> = 3 V to 3.6 V or V <sub>TT</sub> = 2.5 V ±5%, $R_T = 50 \Omega$ , V <sub>TT</sub> = 3 V to 3.6 V or V <sub>TT</sub> = 2.5 V ±5%,	V <sub>TT</sub> -1100	V <sub>TT</sub> -800	V <sub>TT</sub> -640	mV
V <sub>OD</sub>	Differential output voltage magnitude		640	780	1000	mV
V <sub>OH</sub>	Output high voltage(3)		V <sub>TT</sub> -60	V <sub>TT</sub> -10	$V_{TT}$	mV
V <sub>OL</sub>	Output low voltage <sup>(3)</sup>	$R_T = 25 \Omega$ , $V_{TT} = 3 V$ to 3.6 V or $V_{TT} = 2.5 V \pm 5\%$ ,  See Figure 2	V <sub>TT</sub> -550	V <sub>TT</sub> -400	V <sub>TT</sub> -320	mV
V <sub>OD</sub>	Differential output voltage magnitude		320	390	500	mV
V <sub>OH</sub>	Output high voltage <sup>(2)</sup>		V <sub>TT</sub> -170	V <sub>TT</sub> -10	$V_{TT}$	mV
V <sub>OL</sub>	Output low voltage <sup>(2)</sup>	$R_T = 50 \Omega$ , $V_{TT} = 1.8 V \pm 5\%$ , See Figure 2	V <sub>TT</sub> -1100	V <sub>TT</sub> -800	V <sub>TT</sub> -640	mV
V <sub>OD</sub>	Differential output voltage magnitude		570	780	1000	mV
V <sub>OH</sub>	Output high voltage <sup>(3)</sup>		V <sub>TT</sub> -85	V <sub>TT</sub> -10	$V_{TT}$	mV
V <sub>OL</sub>	Output low voltage <sup>(3)</sup>	$R_T = 25 \Omega$ , $V_{TT} = 1.8 V \pm 5\%$ , See Figure 2	V <sub>TT</sub> -500	V <sub>TT</sub> -400	V <sub>TT</sub> -320	mV
V <sub>OD</sub>	Differential output voltage magnitude		285	390	500	mV
_	Differential output connectance	V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V		3		n.E
Co	Differential output capacitance	V <sub>CC</sub> = 0 V		3		pF

All typical values are at 25°C and with a 3.3-V supply. Outputs are terminated through 50- $\Omega$  resistors to V<sub>TT</sub>, CML level specifications are referenced to V<sub>TT</sub> and tracks 1:1 with variation of

Outputs are terminated through 25- $\Omega$  resistors to V<sub>TT</sub>; CML level specifications are referenced to V<sub>TT</sub> and tracks 1:1 with variation of



### SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM <sup>(</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		250		800	ps
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	P = 50 O or P = 25 O Soo Figure 4	250		800	ps
t <sub>r</sub>	Differential output signal rise time (20%–80%)	$R_T = 50 \Omega$ or $R_T = 25 \Omega$ , SeeFigure 4			300	ps
t <sub>f</sub>	Differential output signal fall time (20%–80%)				300	ps
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  ) <sup>(2)</sup>			0	50	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(3)</sup>	V <sub>ID</sub> = 0.2 V			100	ps
t <sub>jit(per)</sub>	Period jitter, rms (1 standard deviation) <sup>(4)</sup>	750 MHz clock input <sup>(5)</sup>		1	5	ps
t <sub>jit(cc)</sub>	Cycle-to-cycle jitter (peak) <sup>(4)</sup>	750 MHz clock input <sup>(6)</sup>		8	27	ps
t <sub>jit(pp)</sub>	Peak-to-peak jitter <sup>(4)</sup>	1.5 Gbps 2 <sup>23</sup> -1 PRBS input <sup>(7)</sup>		30	70	ps
t <sub>jit(det)</sub>	Deterministic jitter, peak-to-peak <sup>(4)</sup>	1.5 Gbps 2 <sup>7</sup> –1 PRBS input <sup>(8)</sup>		25	65	ps

- All typical values are at 25°C and with a 3.3-V supply.
- $t_{sk(p)}$  is the magnitude of the time difference between the  $t_{PLH}$  and  $t_{PHL}$ .
- $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. (3)
- (4) Jitter parameters are ensured by design and characterization. Measurements are made with a Tektronix TDS6604 oscilloscope runningTektronix TDSJIT3 software. Agilent E4862B stimulus system jitter 2 ps  $t_{jit(per)}$ , 16 ps  $t_{jit(pc)}$ , 25 ps  $t_{jit(pp)}$ , and 10 ps  $t_{jit(det)}$  has beensubtracted from the values.

- (5)  $V_{ID} = 200 \text{ mV}$ , 50% duty cycle,  $V_{IC} = 1.2 \text{ V}$ ,  $t_r = t_f \le 25 \text{ ns}$  (20% to 80%), measured over 1000 samples. (6)  $V_{ID} = 200 \text{ mV}$ , 50% duty cycle,  $V_{IC} = 1.2 \text{ V}$ ,  $t_r = t_f \le 25 \text{ ns}$  (20% to 80%). (7)  $V_{ID} = 200 \text{ mV}$ ,  $V_{IC} = 1.2 \text{ V}$ ,  $t_r = t_f \le 0.25 \text{ ns}$  (20% to 80%), measured over 100k samples. (8)  $V_{ID} = 200 \text{ mV}$ ,  $V_{IC} = 1.2 \text{ V}$ ,  $t_r = t_f \le 0.25 \text{ ns}$  (20% to 80%). Deterministic jitter is sum of pattern dependent jitter and pulse width distortion.



### PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage and Current Definitions

**Table 1. Maximum Receiver Input Voltage Threshold** 

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE	OUTPUT <sup>(1)</sup>	
VIA	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>		
1.25 V	1.15 V	100 mV	1.2 V	Н	
1.15 V	1.25 V	−100 mV	1.2 V	L	
4.0 V	3.9 V	100 mV	3.95 V	Н	
3.9 V	4. 0 V	-100 mV	3.95 V	L	
0.1 V	0.0 V	100 mV	0.5 V	Н	
0.0 V	0.1 V	−100 mV	0.5 V	L	
1.7 V	0.7 V	1000 mV	1.2 V	Н	
0.7 V	1.7 V	-1000 mV	1.2 V	L	
4.0 V	3.0 V	1000 mV	3.5 V	Н	
3.0 V	4.0 V	–1000 mV	3.5 V	L	
1.0 V	0.0 V	1000 mV	0.5 V	Н	
0.0 V	1.0 V	–1000 mV	0.5 V	L	

(1) H = high level, L = low level




Figure 2. Output Voltage Test Circuit





Figure 3. Typical Termination for Output Driver






NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 0.25$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10  $\pm$  0.2 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.Measurement equipment provides a bandwidth of 5 GHz minimum.

Figure 4. Timing Test Circuit and Waveforms

### **PIN ASSIGNMENTS**

## D AND DGK PACKAGE (TOP VIEW)



**Table 2. PIN DESCRIPTIONS** 

PIN	FUNCTION
A, B	Differential inputs
Y, Z	Differential outputs
V <sub>BB</sub>	Reference voltage output
V <sub>CC</sub>	Power supply
GND	Ground
NC	No connect


**Table 3. FUNCTION TABLE** 

DIFFERENTIAL INPUT	OUTPUTS(1)		
$V_{ID} = V_A - V_B$	Υ	Z	
$V_{ID} \ge 100 \text{ mV}$	Н	L	
-100 mV < V <sub>ID</sub> < 100 mV	?	?	
$V_{ID} \le -100 \text{ mV}$	L	Н	
Open	?	?	

(1) H = high level, L = low level, ? = intermediate



### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



### TYPICAL CHARACTERISTICS




Figure 5.





Figure 6.



**DIFFERENTIAL OUTPUT VOLTAGE** 

Figure 7.

# DIFFERENTIAL OUTPUT VOLTAGE VS FREQUENCY




Figure 8.

## PROPAGATION DELAY TIME vs COMMON-MODE INPUT VOLTAGE




Figure 9.

#### PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 10.



### TYPICAL CHARACTERISTICS (continued)




Figure 11.





Figure 12.



**PEAK-TO-PEAK JITTER** 

Figure 13.






Figure 14.

## PEAK-TO-PEAK JITTER vs COMMON MODE INPUT VOLTAGE




Figure 15.

#### PEAK-TO-PEAK JITTER vs DATA RATE




Figure 16.

## PEAK-TO-PEAK JITTER vs DATA RATE





Figure 17.




 $\rm V_{CC}$  = 3.3 V,  $\rm T_A$  = 25°C,  $|\rm \,V_{ID}|\,$  = 200 mV,  $\rm V_{IC}$  = 1.2 V,  $\rm V_{TT}$  = 3.3 V,  $\rm R_T$  = 25  $\rm \Omega$ 

Figure 18.




### **TYPICAL CHARACTERISTICS (continued)**



 $\rm V_{CC}$  = 3.3 V,  $\rm T_A$  = 25°C,  $|\rm ~V_{ID}|$  = 200 mV,  $\rm V_{IC}$  = 1.2 V,  $\rm ~V_{TT}$  = 2.5 V,  $\rm ~R_T$  = 50  $\rm \Omega$ 


Figure 19.



Horizoontal Scale = 200 ps/div


 $\rm V_{CC}$  = 3.3 V,  $\rm T_A$  = 25°C,  $\rm V_{IC}$  = 1.2 V,  $|\rm \, V_{ID}|\,$  = 200 mV,  $\rm V_{TT}$  = 1.7 V,  $\rm R_T$  = 50  $\rm \Omega$ 

Figure 21.



 $\rm V_{CC}$  = 3.3 V,  $\rm T_A$  = 25°C,  $|\rm \,V_{ID}|$  = 200 mV,  $\rm V_{IC}$  = 1.2 V,  $\rm V_{TT}$  = 2.5 V,  $\rm R_T$  = 25  $\Omega$ 

Figure 20.



 $\rm V_{CC}$  = 3.3 V,  $\rm T_A$  = 25°C,  $\rm V_{IC}$  = 1.2 V,  $|\rm \, V_{ID}|\,$  = 200 mV,  $\rm V_{TT}$  = 1.7 V,  $\rm R_T$  = 25  $\rm \, \Omega$ 

Figure 22.



### **TYPICAL CHARACTERISTICS (continued)**




Figure 23. Jitter Setup Connections for SN65CML100



### **APPLICATION INFORMATION**

For single-ended input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage. When  $V_{BB}$  is used, decouple  $V_{BB}$  via a 0.01- $\mu$ F capacitor and limit the current sourcing or sinking to 0.4 mA. When not used,  $V_{BB}$  should be left open.

### TYPICAL APPLICATION CIRCUITS (ECL, PECL, LVDS, etc.)




Figure 24. Low-Voltage Positive Emitter-Coupled Logic (LVPECL)




Figure 25. Current-Mode Logic (CML)




Figure 26. Single-Ended (LVPECL)




Figure 27. Low-Voltage Differential Signaling (LVDS)





11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN65CML100D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CML100	Samples
SN65CML100DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CML100	Samples
SN65CML100DGK	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWB	Samples
SN65CML100DGKG4	ACTIVE	VSSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWB	Samples
SN65CML100DGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWB	Samples
SN65CML100DGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NWB	Samples
SN65CML100DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CML100	Samples
SN65CML100DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CML100	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



### PACKAGE OPTION ADDENDUM

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Sep-2017

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65CML100DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65CML100DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Sep-2017



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN65CML100DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0	
SN65CML100DR	SOIC	D	8	2500	340.5	338.1	20.6	

### D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.