



Now







#### **TXB0106-Q1**

SCES791A - AUGUST 2009 - REVISED APRIL 2018

# TXB0106-Q1 6-Bit Bidirectional Voltage-Level Translator With Auto-Direction Sensing and ±10-kV ESD Protection

#### 1 Features

- Qualified for Automotive Applications
- 1.2 V to 3.6 V on A Port and 1.65 to 5.5 V on B Port ( $V_{CCA} \leq V_{CCB}$ )
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V<sub>CCA</sub>
- Ioff Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds AEC-Q100
  - A Port
    - \_ 2000-V Human-Body Model
    - 1500-V Charged-Device Model
  - B Port
    - ±10-kV Human-Body Model
    - 1500-V Charged-Device Model

# 2 Applications

- Heating and Cooling
- Telematics
- Radar

# 3 Description

This 6-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track  $V_{CCA}$ .  $V_{CCA}$  accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V<sub>CCB</sub>. V<sub>CCB</sub> accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V<sub>CCA</sub> should not exceed V<sub>CCB</sub>.

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

The TXB0106-Q1 device is designed so that the OE input circuit is supplied by V<sub>CCA</sub>.


This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TXB0106-Q1	TSSOP (16)	5.00 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



### **Typical Operating Circuit**

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



INSTRUMENTS www.ti.com

ÈXAS

# **Table of Contents**

1		ures 1
2		lications 1
3	Desc	cription 1
4	Revi	sion History 2
5	Pin (	Configuration and Functions 3
6	Spee	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information5
	6.5	Electrical Characteristics 5
	6.6	Timing Requirements – $V_{CCA}$ = 1.2 V, $T_A$ = 25°C 6
	6.7	Timing Requirements – $V_{CCA}$ = 1.5 V ± 0.1 V 6
	6.8	Timing Requirements – $V_{CCA}$ = 1.8 V ± 0.15 V 6
	6.9	Timing Requirements – $V_{CCA}$ = 2.5 V ± 0.2 V 6
	6.10	Timing Requirements – $V_{CCA}$ = 3.3 V ± 0.3 V 6
	6.11	Switching Characteristics $-V_{CCA} = 1.2 \text{ V}, \text{ T}_{\text{A}} = 25^{\circ}\text{C}$
	6.12	
	6.13	
	6.14	0
	6.15	
	6.16	Operating Characteristics

	6.17	Typical Characteristics	10
7	Para	meter Measurement Information	11
8	Deta	iled Description	12
	8.1	Overview	12
	8.2	Functional Block Diagram	13
	8.3	Feature Description	14
	8.4	Device Functional Modes	16
9	Арр	lication and Implementation	17
	9.1	Application Information	17
	9.2	Typical Application	17
10	Pow	ver Supply Recommendations	18
11	Lay	out	19
	11.1	Layout Guidelines	19
	11.2	Layout Example	19
12	Dev	ice and Documentation Support	20
	12.1	Receiving Notification of Documentation Updates	20
	12.2	Community Resources	20
	12.3	Trademarks	20
	12.4	Electrostatic Discharge Caution	20
	12.5	Glossary	20
13	Mec	hanical, Packaging, and Orderable	
	Info	rmation	21

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


#### Changes from Original (August 2009) to Revision A

Page

•	Added Applications section, ESD Ratings table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed the entry in the TYPE column from "-" to "I" for V <sub>CCA</sub> and V <sub>CCB</sub>	3
•	Added row for junction temperature to Absolute Maximum Ratings	4
•	Added parameter descriptons to Electrical Characteristics table	5
•	Added "-Q1" to the device name throughout the document	12
•	Changed I to I <sub>CC</sub> in Output Load Considerations	15
•	Changed TXS01xx series to TXS family in Pullup or Pulldown Resistors on I/O Lines	16
•	Changed TXS010X to TXS in Application Information	17
•	Clarified wording of sentences and added references to two application reports	18



# 5 Pin Configuration and Functions



### **Pin Functions**

NAME	NO.	I/O	DESCRIPTION
A1	1	I/O	Input/output 1. Referenced to V <sub>CCA</sub> .
A2	3	I/O	Input/output 2. Referenced to V <sub>CCA</sub> .
A3	4	I/O	Input/output 3. Referenced to V <sub>CCA</sub> .
A4	5	I/O	Input/output 4. Referenced to V <sub>CCA</sub> .
A5	6	I/O	Input/output 5. Referenced to V <sub>CCA</sub> .
A6	7	I/O	Input/output 6. Referenced to V <sub>CCA</sub> .
B1	16	I/O	Input/output 1. Referenced to V <sub>CCB</sub> .
B2	14	I/O	Input/output 2. Referenced to V <sub>CCB</sub> .
B3	13	I/O	Input/output 3. Referenced to V <sub>CCB</sub> .
B4	12	I/O	Input/output 4. Referenced to V <sub>CCB</sub> .
B5	11	I/O	Input/output 5. Referenced to V <sub>CCB</sub> .
B6	10	I/O	Input/output 6. Referenced to V <sub>CCB</sub> .
GND	9	—	Ground
OE	8	I	Output enable. Pull OE low to place all outputs in the high-impedance state. Referenced to $V_{CCA}$ .
V <sub>CCA</sub>	2	I	A-port supply voltage. 1.2 V $\leq$ V <sub>CCA</sub> $\leq$ 3.6 V, V <sub>CCA</sub> $\leq$ V <sub>CCB</sub> .
V <sub>CCB</sub>	15	I	B-port supply voltage. 1.65 V $\leq$ V <sub>CCB</sub> $\leq$ 5.5 V.

#### Specifications 6

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CCA}$	Supply voltage range		-0.5	4.6	V
V <sub>CCB</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V
	Voltage range applied to any output in the high-impedance or power-	-0.5	6.5	V	
Vo	Veltage range applied to any output in the high or law state $\binom{2}{3}$	A inputs	-0.5	V <sub>CCA</sub> + 0.5	V
	Voltage range applied to any output in the high or low state <sup>(2) (3)</sup>	B inputs	-0.5	$\begin{array}{c c} -0.5 & V_{CCA} + 0.5 \\ \hline -0.5 & V_{CCB} + 0.5 \\ \hline -50 \end{array}$	v
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND			±100	mA
TJ	Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended (1) Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

The values of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the Recommended Operating Conditions table. (3)

### 6.2 ESD Ratings

				VALUE	UNIT	
		Human-body model (HBM), per AEC Q100-	002 <sup>(1)</sup>	±2000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	All pins	±1500	V	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions<sup>(1) (2)</sup>

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
$V_{CCA}$	Supply voltage				1.2	3.6	V
V <sub>CCB</sub>	Supply voltage				1.65	5.5	v
V	High lovel input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	V <sub>CCI</sub> × 0.65 <sup>(3)</sup>	V <sub>CCI</sub>	V
V <sub>IH</sub>	High-level input voltage	OE	1.2 V 10 3.6 V	1.65 V 10 5.5 V	V <sub>CCA</sub> × 0.65	5.5	v
V		Data inputs	1.2 V to 5.5 V		0	$V_{CCI} \times 0.35^{(3)}$	v
VIL	Low-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	V <sub>CCA</sub> × 0.35	v
		A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40	
$\Delta t / \Delta v$	Input transition rise or fall rate	P port inputo	1.2 V to 3.6 V	1.65 V to 3.6 V		40	ns/V
		B-port inputs	1.2 V 10 3.6 V	4.5 V to 5.5 V		30	
T <sub>A</sub>	Operating ambient temperature				-40	85	°C

(1) The A and B sides of an unused data I/O pair must be held in the same state, that is, both at V<sub>CCI</sub> or both at GND.

(2)  $V_{CCA}$  must be less than or equal to  $V_{CCB}$  and must not exceed 3.6 V.

(3) V<sub>CCI</sub> is the supply voltage associated with the input port.

## 6.4 Thermal Information

		TXB0106-Q1	
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	UNIT
		16 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	107.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	52.6	°C/W
ΨJT	Junction-to-top characterization parameter	4.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	52	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 6.5 Electrical Characteristics<sup>(1) (2)</sup>

over recommended operating ambient temperature range (unless otherwise noted)

	PARAME	TED	TEST	V	V	⊿T	^		–40°C to	85°C	
	PARAME	IER	CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
		Output high		1.2 V	_		1.1				
V <sub>OHA</sub>		voltage, A port	I <sub>OH</sub> = -20 μA	1.4 V to 3.6 V					V <sub>CCA</sub> – 0.4		V
V		Output low	I <sub>OL</sub> = 20 μA	1.2 V			0.9				v
V <sub>OLA</sub>		voltage, A port	i <sub>OL</sub> = 20 μA	1.4 V to 3.6 V						0.4	v
V <sub>OHB</sub>		Output high voltage, B port	I <sub>OH</sub> = -20 μA		1.65 V to 5.5 V				V <sub>CCB</sub> – 0.4		V
V <sub>OLB</sub>		Output low voltage, B port	$I_{OL} = 20 \ \mu A$		1.65 V to 5.5 V					0.4	V
I <sub>lkg(I)</sub>	OE	Input leakage current		1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μΑ
I <sub>lkg(off</sub>	A port	Off-state		0 V	0 V to 5.5 V			±1		±2	
)	B port	leakage current		0 V to 3.6 V	0 V			±1		±2	μA
I <sub>OZ</sub>	A or B port	High- impedance output current	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μΑ
				1.2 V			0.06				
		V <sub>CCA</sub> supply	$V_{I} = V_{CCI}$ or	1.4 V to 3.6 V	1.65 V to 5.5 V					9	•
I <sub>CCA</sub>		current	GND, I <sub>O</sub> = 0	3.6 V	0 V					2	μA
			0	0 V	5.5 V					2	
				1.2 V	1.65 V to 5.5 V		3.4				
1		V <sub>CCB</sub> supply	V <sub>I</sub> = V <sub>CCI</sub> or GND,	1.4 V to 3.6 V	1.05 V 10 5.5 V					9	μA
I <sub>CCB</sub>	current	current	$I_0 = 0$	3.6 V	0 V					-2	μΑ
				0 V	5.5 V					2	
		Combined	$V_{I} = V_{CCI}$ or	1.2 V			3.5				
I <sub>CCA</sub> +	ICCB	supply current	GND, I <sub>O</sub> = 0	1.4 V to 3.6 V	1.65 V to 5.5 V					18	μA
		High-	$V_{I} = V_{CCI}$ or	1.2 V			0.05				
I <sub>CCZA</sub>		impedance V <sub>CCA</sub> supply current	GND, I <sub>O</sub> = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μΑ
		High-	$V_I = V_{CCI}$ or	1.2 V			3.3				
I <sub>CCZB</sub>		impedance V <sub>CCB</sub> supply current	GND, I <sub>O</sub> = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μA
CI	OE	Input capacitance		1.2 V to 3.6 V	1.65 V to 5.5 V		5			5.5	pF

 $\begin{array}{ll} \mbox{(1)} & V_{CCI} \mbox{ is the supply voltage associated with the input port.} \\ \mbox{(2)} & V_{CCO} \mbox{ is the supply voltage associated with the output port.} \end{array}$ 

Copyright © 2009–2018, Texas Instruments Incorporated

5

# Electrical Characteristics<sup>(1) (2)</sup> (continued)

over recommended operating ambient temperature range (unless otherwise noted)

	PARAMETER		TEST	V	V	Τ,	<sub>λ</sub> = 25°	С	–40°C to	85°C	UNIT
PARAMET		EK	CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
<u> </u>	A port			1.2.\/ to 2.6.\/	1.65 V to 5.5 V		5			6.5	٥F
Cio	B port			1.2 V to 3.6 V			8			10	рг

# 6.6 Timing Requirements – $V_{CCA}$ = 1.2 V, $T_A$ = 25°C

			V <sub>CCB</sub> = 1.8 V	V <sub>CCB</sub> = 2.5 V	V <sub>CCB</sub> = 3.3 V	$V_{CCB} = 5 V$	UNIT
			TYP	ТҮР	TYP	TYP	UNIT
	Data rate		20	20	20	20	Mbps
t <sub>w</sub>	Pulse duration	Data inputs	50	50	50	50	ns

### 6.7 Timing Requirements – $V_{CCA} = 1.5 V \pm 0.1 V$

over recommended operating ambient temperature range (unless otherwise noted)

						2.5 V 2 V	V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			50		50		50		50	Mbps
tw	Pulse duration	Data inputs	20		20		20		20		ns

### 6.8 Timing Requirements – $V_{CCA}$ = 1.8 V ± 0.15 V

over recommended operating ambient temperature range (unless otherwise noted)

		V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = 2.5 V ± 0.2 V		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			52		60		60		60	Mbps
tw	Pulse duration	Data inputs	19		17		17		17		ns

# 6.9 Timing Requirements – $V_{CCA}$ = 2.5 V ± 0.2 V

over recommended operating ambient temperature range (unless otherwise noted)

					V <sub>CCB</sub> = 3. ± 0.3 \		V <sub>CCB</sub> = 5 ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate		70		100		100	Mbps	
tw	Pulse duration	14		10		10		ns	

### 6.10 Timing Requirements – $V_{CCA}$ = 3.3 V ± 0.3 V

over recommended operating ambient temperature range (unless otherwise noted)

			V <sub>CCB</sub> = 3 ± 0.3	.3 V V	V <sub>CCB</sub> = 5 ± 0.5 \	5 V /	UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
t <sub>w</sub>	Pulse duration	Data inputs	10		10		ns

# 6.11 Switching Characteristics $-V_{CCA} = 1.2 \text{ V}, T_A = 25^{\circ}\text{C}$

	<u> </u>	004	/ A				
PARAMETER	FROM	то	V <sub>CCB</sub> = 1.8 V	$V_{CCB} = 2.5 V$	V <sub>CCB</sub> = 3.3 V	$V_{CCB} = 5 V$	UNIT
PARAMETER	(INPUT)	(OUTPUT)	ТҮР	ТҮР	ТҮР	ТҮР	UNIT
	А	В	9.5	7.9	7.6	8.5	
t <sub>pd</sub>	В	A	9.2	8.8	8.4	8	ns
	05	A	1	1	1	1	
t <sub>en</sub>	OE	В	1	1	1	1	μS
+ (1)	OE	А	20	17	17	18	20
t <sub>dis</sub> <sup>(1)</sup>	UE	В	20	16	15	15	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	and fall times	4.1	4.4	4.1	3.9	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	and fall times	5	5	5.1	5.1	ns
t <sub>SK(O)</sub>	Channel-to-c	hannel skew	2.4	1.7	1.9	7	ns
Max. data rate			20	20	20	20	Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.

# 6.12 Switching Characteristics – $V_{CCA}$ = 1.5 V ± 0.1 V

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPOT)	(001201)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	А	В	1.4	13.5	1.2	10.5	1.1	10.5	0.8	10.1	20
lpd	t <sub>pd</sub> B A top OE A		0.9	15.2	0.7	13.8	0.4	13.8	0.3	13.7	ns
				1		1		1		1	
t <sub>en</sub>	UE	В		1		1		1		1	μS
+ (1)	05	А	6.6	33	6.4	25.3	6.1	23.1	5.9	24.6	
t <sub>dis</sub> <sup>(1)</sup>	OE	В	6.6	35.6	5.8	25.6	5.5	22.1	5.6	20.6	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	ind fall times	0.8	6.5	0.8	6.3	0.8	6.3	0.8	6.3	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	ind fall times	1	7.3	0.7	4.9	0.7	4.6	0.6	4.6	ns
t <sub>SK(O)</sub>	Channel-to-c	hannel skew		2.6		1.9		1.6		1.3	ns
Max data rate			50		50		50		50		Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.

ÈXAS NSTRUMENTS

www.ti.com

SCES791A - AUGUST 2009 - REVISED APRIL 2018

# 6.13 Switching Characteristics – $V_{CCA}$ = 1.8 V ± 0.15 V

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM	TO	V <sub>CCB</sub> = ± 0.1		V <sub>CCB</sub> = ± 0.2		V <sub>CCB</sub> = 3.3 V ± 0.3 V		V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	А	В	1.6	12	1.4	7.7	1.3	6.8	1.2	6.5	
lpd	t <sub>pd</sub> B		1.5	13.5	1.2	10	0.8	8.2	0.5	8	ns
				1		1		1		1	
t <sub>en</sub>	ÛE	В		1		1		1		1	μS
• (1)	OE	А	5.9	26.7	5.6	21.6	5.4	18.9	4.8	18.7	20
t <sub>dis</sub> <sup>(1)</sup>	ÛE	В	6.1	33.9	5.2	23.7	5	19.9	5	17.6	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	ind fall times	0.7	5.1	0.7	5	1	5	0.7	5	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	ind fall times	1	7.3	0.7	5	0.7	3.9	0.6	3.8	ns
t <sub>SK(O)</sub>	Channel-to-c	hannel skew		0.8		0.7		0.6		0.6	ns
Max data rate			52		60		60		60		Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.

# 6.14 Switching Characteristics – $V_{CCA} = 2.5 V \pm 0.2 V$

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCB</sub> = 2 ± 0.2		V <sub>CCB</sub> = 3 ± 0.3		V <sub>CCB</sub> = ± 0.5		UNIT
		(001201)	MIN	MAX	MIN	MAX	MIN	MAX	
	А	В	1.1	6.7	1	5.7	0.9	5	
۱ <sub>pd</sub>	t <sub>pd</sub> B A t <sub>en</sub> OE		1	8.5	0.6	7	0.3	7	ns
				1		1		1	_
t <sub>en</sub>	UE	В		1		1		1	μS
. (1)	05	A	5	16.9	4.9	15	4.5	13.8	
t <sub>dis</sub> <sup>(1)</sup>	OE	В	4.8	21.8	4.5	17.9	4.4	15.2	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	and fall times	0.8	3.6	0.6	3.6	0.5	3.5	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	and fall times	0.6	4.9	0.7	3.9	0.6	3.2	ns
t <sub>SK(O)</sub>	K(O) Channel-to-channel skew			0.4		0.3		0.3	ns
Max data rate			70		100		100		Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.



# 6.15 Switching Characteristics – $V_{CCA}$ = 3.3 V ± 0.3 V

over recommended operating ambient temperature range (unless otherwise noted)

PARAMETER	FROM	TO	V <sub>CCB</sub> = 3.3 ± 0.3 V	v	V <sub>CCB</sub> = 5 V ± 0.5 V		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
	tod A		0.9	5.5	0.8	4.5	
t <sub>pd</sub>	В	А	0.5	6.5	0.2	6	ns
	05	А		1		1	_
t <sub>en</sub>	OE	В		1		1	μS
+ (1)	05	А	4.5	13.9	4.1	12.4	
t <sub>dis</sub> <sup>(1)</sup>	OE	В	4.1	17.3	4	14.4	ns
t <sub>rA</sub> , t <sub>fA</sub>	A-port rise a	ind fall times	0.5	3	0.5	3	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise a	ind fall times	0.7	3.9	0.6	3.2	ns
t <sub>SK(O)</sub>				0.4		0.3	ns
Max data rate			100		100		Mbps

(1) Test procedure uses a 25-MHz sine wave on the input.

# 6.16 Operating Characteristics

 $T_A = 25^{\circ}C$ 


						V <sub>CCA</sub>				
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V	
						V <sub>CCB</sub>				
	PARAMETER	TEST CONDITIONS	5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V	3.3 V to 5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	TYP	TYP	
C	A-port input, B-port output	$C = 0.5 = 10 MH_{7}$	9	8	7	7	7	7	8	۳Ē
C <sub>pdA</sub>	B-port input, A-port output	$C_{L} = 0, f = 10 \text{ MHz},$ $t_{r} = t_{f} = 1 \text{ ns},$	12	11	11	11	11	11	11	pF
C	A-port input, B-port output	$OE = V_{CCA}$	35	26	27	27	27	27	28	pF
$C_{pdB}$	B-port input, A-port output	(outputs enabled)	26	19	18	18	18	20	21	рг
C	A-port input, B-port output	$C_1 = 0, f = 10 \text{ MHz},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	pF
$C_{pdA}$	B-port input, A-port output	$t_r = t_f = 1 \text{ ns},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	рг
C	A-port input, B-port output	OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.03	~F
$C_{\text{pdB}}$	B-port input, A-port output	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.03	pF

TXB0106-Q1 SCES791A – AUGUST 2009–REVISED APRIL 2018




www.ti.com

## 6.17 Typical Characteristics





#### Parameter Measurement Information 7



- A. C<sub>1</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50 Ω, dv/dt  $\geq$  1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

- E.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port. F.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port. G. All parameters and waveforms are not applicable to all devices.

#### Figure 4. Load Circuits and Voltage Waveforms




# 8 Detailed Description

### 8.1 Overview

The TXB0106-Q1 device is a 6-bit, directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.2 V to 3.6 V, while the B port can accept I/O voltages from 1.65 V to 5.5 V. The device is a buffered architecture with edge-rate accelerators (one-shots) to improve the overall data rate. This device can only translate push-pull CMOS logic outputs. For open-drain signal translation, see TI's TXS family of products.



# 8.2 Functional Block Diagram



TXB0106-Q1 SCES791A – AUGUST 2009–REVISED APRIL 2018



www.ti.com

#### 8.3 Feature Description

#### 8.3.1 Architecture

The TXB0106-Q1 architecture (see Figure 5) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0106-Q1 device can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing in the opposite direction.

The output one-shots detect rising or falling edges on the A or B ports. During a rising edge, the one-shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one-shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70  $\Omega$  at V<sub>CCO</sub> = 1.2 V to 1.8 V, 50  $\Omega$  at V<sub>CCO</sub> = 1.8 V to 3.3 V, and 40  $\Omega$  at V<sub>CCO</sub> = 3.3 V to 5 V.





Figure 5. Architecture of the TXB0106-Q1 I/O Cell

#### 8.3.2 Input Driver Requirements

Typical  $I_{IN}$  vs  $V_{IN}$  characteristics of the TXB0106-Q1 device are shown in Figure 6. For proper operation, the device driving the data I/Os of the TXB0106-Q1 device must have drive strength of at least ±2 mA.



#### Feature Description (continued)



- A.  $V_T$  is the input threshold voltage of the TXB0106-Q1 device (typically  $V_{CCI}$  / 2).
- B. V<sub>D</sub> is the supply voltage of the external driver.

#### Figure 6. Typical I<sub>IN</sub> vs V<sub>IN</sub> Curve

#### 8.3.3 Power Up

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. During power-up sequencing,  $V_{CCA} \ge V_{CCB}$  does not damage the device, so any power supply can be ramped up first. The TXB0106-Q1 device has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA/B} = 0$  V).

#### 8.3.4 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper one-shot (O.S.) triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the O.S. duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 10 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the O.S. duration. With very heavy capacitive loads, the O.S. can time out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic  $I_{CC}$ , load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TXB0106-Q1 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. retriggering, bus contention, output signal oscillations, or other adverse system-level affects.

#### 8.3.5 Enable and Disable

The TXB0106-Q1 device has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time  $(t_{dis})$  indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time  $(t_{en})$  indicates the amount of time the user must allow for the O.S. circuitry to become operational after OE is taken high.

<u>www.ti.</u>com

# Feature Description (continued)

## 8.3.6 Pullup or Pulldown Resistors on I/O Lines

The TXB0106-Q1 device is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0106-Q1 device have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k $\Omega$  to ensure that they do not contend with the output drivers of the TXB0106-Q1 device.

For the same reason, the TXB0106-Q1 device should not be used in applications such as I<sup>2</sup>C or 1-Wire where an open-drain driver is connected on the bidirectional data I/O. For these applications, use a device from TI's TXS family of level translators.

### 8.4 Device Functional Modes

The TXB0106-Q1 device has two functional modes, enabled and disabled. To disable the device, set the OE input to low, which places all I/Os in a high-impedance state. Setting the OE input to high will enable the device.



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TXB0106-Q1 device can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another. It can only translate push-pull CMOS logic outputs. For open-drain signal translation, see TI's TXS products. Any external pulldown or pullup resistors are recommended to be larger than 50 k $\Omega$ .

#### 9.2 Typical Application




Figure 7. Typical Operating Circuit

#### 9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure that  $V_{CCA} \leq V_{CCB}$ .

#### **Table 1. Design Parameters**

DESIGN PARAMETERS	EXAMPLE VALUE
Input voltage range	1.2 V to 3.6 V
Output voltage range	1.65 V to 5.5 V

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

• Input voltage range

- Use the supply voltage of the device that is driving the TXB0106-Q1 device to determine the input voltage range. For a valid logic high the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low the value must be less than the V<sub>IL</sub> of the input port.



• Output voltage range

- Use the supply voltage of the device that the TXB0106-Q1 device is driving to determine the output voltage range.

- Avoid the use of external pullup or pulldown resistors, if possible. If not possible, it is recommended the value should be larger than 50 k $\Omega$ .


• An external pulldown or pullup resistor decreases the output  $V_{OH}$  and  $V_{OL}$ . Use the following equations to estimate the  $V_{OH}$  and  $V_{OL}$  as a result of an external pulldown and pullup resistor. See *Effects of External Pullup and Pulldown Resistors on TXS and TXB Devices* and *Factors Affecting VOL for TXS and LSF Autobidirectional Translation Devices*.

 $V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 4.5 \text{ k}\Omega)$ 

 $V_{OL} = V_{CCx} \times 4.5 \text{ k}\Omega / (R_{PU} + 4.5 \text{ k}\Omega)$ Where

/Vhere

- $V_{CCx}$  is the output port supply voltage on either  $V_{CCA}$  or  $V_{CCB}$
- $\bullet$   $R_{\text{PD}}$  is the value of the external pulldown resistor
- $\bullet$   $R_{\text{PU}}$  is the value of the external pullup resistor
- 4.5 k $\Omega$  accounts for the tolerance of the serial 4-k $\Omega$  resistor in the I/O line.



#### 9.2.3 Application Curve

Figure 8. Level Translation of a 2.5-MHz Signal

## **10** Power Supply Recommendations

During operation, ensure that  $V_{CCA} \le V_{CCB}$  at all times. During power-up sequencing,  $V_{CCA} \ge V_{CCB}$  does not damage the device, so any power supply can be ramped up first. The TXB0106-Q1 device has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA}$  or  $V_{CCB}=0$  V). The output-enable (OE) input circuit is designed so that it is supplied by  $V_{CCA}$ , and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.




## 11 Layout

### 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines are recommended.

- Bypass capacitors should be used on power supplies, and should be placed as close as possible to the  $V_{CCA}$  and  $V_{CCB}$  pins and the GND pin
- Short trace-lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the O.S. duration, approximately 10 ns, ensuring that any reflection encounters low impedance at the source driver.

### 11.2 Layout Example



V<sub>CCB</sub> Are Powered Up

# **12 Device and Documentation Support**

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.



14-Apr-2014

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TXB0106IPWRQ1	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YE06Q1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

14-Apr-2014

#### OTHER QUALIFIED VERSIONS OF TXB0106-Q1 :

Catalog: TXB0106

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0106IPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Apr-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TXB0106IPWRQ1	TSSOP	PW	16	2000	367.0	367.0	35.0	

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated