











SN54AHC125, SN74AHC125

SCLS256L-DECEMBER 1995-REVISED NOVEMBER 2016

SNx4AHC125 Quadruple Bus Buffer Gates With 3-State Outputs

Features

- Operating Range: 2 V to 5.5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Four Individual Output Enable Pins
- All Inputs Have Schmitt-Trigger Action

Applications

- Flow Meters
- Programmable Logic Controllers
- Power Over Ethernet (PoE)
- Motor Drives and Controls
- Electronic Point-of-Sale

3 Description

The SNx4AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output.


To ensure the high-impedance state during power up or power down, \overline{OE} must be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Device Information⁽¹⁾

PART NUMBER	PACKAGE (PINS)	BODY SIZE (NOM)	
SNx4AHC125FK	LCCC (20)	8.89 mm 8.89 mm	
SNx4AHC125DB	SSOP (14)	6.20 mm 5.30 mm	
SNx4AHC125D	SOIC (14)	8.65 mm × 3.91 mm	
SNx4AHC125NS	SO (14)	10.30 mm × 5.30 mm	
SNx4AHC125W	CFP (14)	9.21 mm × 5.97 mm	
SNx4AHC125DGV	TVSOP (14)	3.60 mm × 4.40 mm	
SNx4AHC125PW	TSSOP (14)	5.00 mm × 4.40 mm	
SNx4AHC125N	PDIP (14)	19.30 mm × 6.35 mm	
SNx4AHC125RGY	VQFN (14)	3.50 mm × 3.50 mm	
SNx4AHC125J	CDIP (14)	19.56 mm × 6.67 mm	

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)





Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.



Table of Contents

1	Features 1		8.2 Functional Block Diagram	. 12
2	Applications 1		8.3 Feature Description	. 12
3	Description 1		8.4 Device Functional Modes	. 12
4	Revision History	9	Application and Implementation	. 13
5	Pin Configuration and Functions		9.1 Application Information	. 13
6	Specifications		9.2 Typical Application	. 13
U	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	. 15
	6.2 ESD Ratings	11	Layout	. 15
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	. 15
	6.4 Thermal Information		11.2 Layout Example	. 15
	6.5 Electrical Characteristics	12	Device and Documentation Support	. 16
	6.6 Switching Characteristics: V _{CC} = 3.3 V ±0.3 V 8		12.1 Documentation Support	. 16
	6.7 Switching Characteristics: V _{CC} = 5 V ±0.5 V		12.2 Related Links	. 16
	6.8 Noise Characteristics		12.3 Receiving Notification of Documentation Updates	s 16
	6.9 Operating Characteristics		12.4 Community Resources	. 16
	6.10 Typical Characteristics		12.5 Trademarks	. 16
7	Parameter Measurement Information 11		12.6 Electrostatic Discharge Caution	. 16
8	Detailed Description 12		12.7 Glossary	. 16
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	. 16

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision K (June 2013) to Revision L

Page

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.
 Deleted Ordering Information table; see Package Option Addendum at the end of the data sheet.
 Changed Package thermal impedance, R_{θ,JA}, value in Thermal Information table From: 86°C/W To: 92.6°C/W (D), From: 96°C/W To: 107.3°C/W (DB), From: 127°C/W To: 134.6°C/W (DGV), From: 80°C/W To: 56.3°C/W (N), From: 76°C/W To: 89.9°C/W (NS), and From: 113°C/W To: 121.5°C/W (PW)


Changes from Revision J (December 1995) to Revision K


Page




5 Pin Configuration and Functions

D, DB, DGV, N, NS, J, W, or PW Package 14-Pin SOIC, SSOP, TVSOP, PDIP, SO, CDIP, CFP, or TSSOP Top View





FK Package 20-Pin LCCC Top View





Pin Functions

	PIN			
NAME	SOIC, SSOP, TVSOP, PDIP, SO, CDIP, CFP, TSSOP, VQFN	LCCC	I/O	DESCRIPTION
1 OE	1	2	I	Output enable for gate 1
1A	2	3	I	Gate 1 input
1Y	3	4	0	Gate 1 output
2 OE	4	6	I	Output enable for gate 2
2A	5	8	I	Gate 2 input
2Y	6	9	0	Gate 2 output
3 OE	10	14	I	Output enable for gate 3
ЗА	9	13	I	Gate 3 input
3Y	8	12	0	Gate 3 output
4 OE	13	19	I	Output enable for gate 4
4A	12	18	I	Gate 4 input
4Y	11	16	0	Gate 4 output
GND	7	10	_	Ground pin
NC	_	1, 5, 7, 11, 15, 17	_	No internal connection
V_{CC}	14	20	_	Power pin



Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage		-0.5	7	V
Input voltage ⁽²⁾		-0.5	7	V
Output voltage (2)		-0.5	V _{CC} + 0.5	V
Input clamp current	V _I < 0		-20	mA
Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
Continuous current through V _{CC} or GND			±50	mA
Virtual operating junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	ç

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/	Floatroototic disabores	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 3V$	2.1		V
		V _{CC} = 5.5 V	3.85		
		$V_{CC} = 2 V$		0.5	
V_{IL}	Low-level Input voltage	$V_{CC} = 3 V$		0.9	V
		V _{CC} = 5.5 V		1.65	
V_{I}	Input voltage		0	5.5	V
Vo	Output voltage		0	V_{CC}	V
		V _{CC} = 2 V		-50	μΑ
I_{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	mA
		$V_{CC} = 5 \text{ V } \pm 0.5 \text{ V}$		-8	ША
		V _{CC} = 2 V		50	μΑ
I_{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	A
		$V_{CC} = 5 \text{ V } \pm 0.5 \text{ V}$		8	mA
A+/A>.	Innut Transition rise or fell rate	V _{CC} = 3.3 V ±0.3 V		100	ns/V
Δt/Δv	Input Transition rise or fall rate $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			20	115/ V
T _A	Operating free-air temperature	·	-40	125	°C

Copyright © 1995-2016, Texas Instruments Incorporated

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

					SNx4AHC12	25			
THER	MAL METRIC ⁽¹⁾	D (SOIC)	DB (SSOP)	NS (SO)	DGV (TVSOP)	PW (TSSOP)	N (PDIP)	RGY (VQFN)	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to- ambient thermal resistance	92.6	107.3	89.9	134.6	121.5	56.3	55.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	52.7	59.3	47.7	53.9	50.2	43.9	52.3	°C/W
$R_{\theta JB}$	Junction-to- board thermal resistance	46.8	54.7	48.6	63.8	63.2	36.1	30.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	19.7	24	17.5	6.3	6.1	29.2	2.4	°C/W
ΨЈВ	Junction-to- board characterization parameter	46.6	54.1	48.3	63.2	62.7	36	31	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	_	12.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COND	OITIONS	MIN	TYP	MAX	UNIT
			T _A = 25°C	1.9	2		
			$T_A = -55^{\circ}C \text{ to } 125^{\circ}C \text{ (SN54AHC125)}$	1.9			
		$V_{CC} = 2 V$	$T_A = -40$ °C to 85°C (SN74AHC125)	1.9			
			T _A = -40°C to 125°C (recommended SN74AHC125)	1.9			
			T _A = 25°C	2.9	3		
			$T_A = -55^{\circ}C$ to 125°C (SN54AHC125)	2.9			
	$I_{OH} = -50 \mu A$	$V_{CC} = 3 V$	$T_A = -40$ °C to 85°C (SN74AHC125)	2.9			
			T _A = -40°C to 125°C (recommended SN74AHC125)	2.9			
		V _{CC} = 4.5 V	T _A = 25°C	4.4	4.5		
			$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C (SN54AHC125)}$	4.4			V
V _{OH}			$T_A = -40$ °C to 85°C (SN74AHC125)	4.4			
			T _A = -40°C to 125°C (recommended SN74AHC125)	4.4			
			T _A = 25°C	2.58			
			$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C (SN54AHC125)}$	2.48			
	$I_{OH} = -4$ mA and $V_{CC} = 3$ V	/	$T_A = -40$ °C to 85°C (SN74AHC125)	2.48			
			T _A = -40°C to 125°C (recommended SN74AHC125)	2.48			
			T _A = 25°C	3.94			
			$T_A = -55^{\circ}C \text{ to } 125^{\circ}C \text{ (SN54AHC125)}$	3.8			
	$I_{OH} = -8 \text{ mA} \text{ and } V_{CC} = 4.5$	5 V	$T_A = -40$ °C to 85°C (SN74AHC125)	3.8			
			T _A = -40°C to 125°C (recommended SN74AHC125)	3.8			

Submit Documentation Feedback

Copyright © 1995–2016, Texas Instruments Incorporated



Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONI	DITIONS	MIN	TYP MAX	UNIT	
			T _A = 25°C		0.1		
			$T_A = -55$ °C to 125°C (SN54AHC125)		0.1		
		V _{CC} = 2 V	$T_A = -40$ °C to 85°C (SN74AHC125)		0.1		
			T _A = -40°C to 125°C (recommended SN74AHC125)		0.1		
			T _A = 25°C		0.1		
			$T_A = -55^{\circ}C$ to 125°C (SN54AHC125)		0.1		
	$I_{OL} = 50 \mu A$	$V_{CC} = 3 V$	$T_A = -40$ °C to 85°C (SN74AHC125)		0.1		
			T _A = -40°C to 125°C (recommended SN74AHC125)		0.1		
			$T_A = 25$ °C		0.1		
			$T_A = -55$ °C to 125°C (SN54AHC125)		0.1		
V_{OL}		$V_{CC} = 4.5 \text{ V}$	$T_A = -40$ °C to 85°C (SN74AHC125)		0.1	V	
			T _A = -40°C to 125°C (recommended SN74AHC125)		0.1		
			T _A = 25°C		0.36		
			$T_A = -55$ °C to 125°C (SN54AHC125)		0.5		
	$I_{OH} = 4$ mA and $V_{CC} = 3$ V		$T_A = -40$ °C to 85°C (SN74AHC125)		0.44		
			T _A = -40°C to 125°C (recommended SN74AHC125)		0.5		
			T _A = 25°C		0.36		
			$T_A = -55$ °C to 125°C (SN54AHC125)		0.5		
	I_{OH} = 8 mA and V_{CC} =	: 4.5 V	$T_A = -40$ °C to 85°C (SN74AHC125)		0.44		
			T _A = -40°C to 125°C (recommended SN74AHC125)		0.5		
			T _A = 25°C		±0.1		
			$T_A = -55$ °C to 125°C (SN54AHC125)		±1 ⁽¹⁾	μА	
I	$V_I = 5.5 \text{ V or GND an}$	d $V_{CC} = 0 V \text{ to } 5.5 V$	$T_A = -40$ °C to 85°C (SN74AHC125)		±1		
			T _A = -40°C to 125°C (recommended SN74AHC125)		±1		
			T _A = 25°C		±0.25		
			$T_A = -55$ °C to 125°C (SN54AHC125)		±2.5		
l _{OZ}	$V_O = V_{CC}$ or GND and	$I V_{CC} = 5.5 V$	$T_A = -40$ °C to 85°C (SN74AHC125)		±2.5	μΑ	
			T _A = -40°C to 125°C (recommended SN74AHC125)		±2.5		
			T _A = 25°C		4		
			$T_A = -55$ °C to 125°C (SN54AHC125)		40		
I _{CC}	$V_I = V_{CC}$ or GND, $I_O =$	$=$ 0, and $V_{CC} = 5.5 \text{ V}$	$T_A = -40$ °C to 85°C (SN74AHC125)		40	μΑ	
			T _A = -40°C to 125°C (recommended SN74AHC125)		40		
2	V V 2005	., 5.,	T _A = 25°C		4 10	-	
C _i	$V_I = V_{CC}$ or GND and	$V_{CC} = 5 V$	$T_A = -40$ °C to 85°C (SN74AHC125)		10	pF	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.



6.6 Switching Characteristics: V_{CC} = 3.3 V ±0.3 V

over recommended operating free-air temperature range and $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted; see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		TEST CONDITIONS	MIN	TYP	MAX	UNIT										
				T _A = 25°C		5.6 ⁽¹⁾	8 ⁽¹⁾											
		0 45 75	$T_A = -55^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ (SN54AHC125)	1 ⁽¹⁾		9.5 ⁽¹⁾												
t _{PHL} , t _{PLH}	А	Y	$C_L = 15 pF$	$T_A = -40$ °C to 85°C (SN74AHC125)	1		9.5	ns										
				T _A = -40°C to 125°C (recommended SN74AHC125)	1		9.5											
				T _A = 25°C		5.4 ⁽¹⁾	8 ⁽¹⁾											
	ŌĒ	V	0 45 - 5	$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$ (SN54AHC125)	1 ⁽¹⁾		9.5 ⁽¹⁾											
t _{PZL} , t _{PZH}	OE	Y	$C_L = 15 pF$	$T_A = -40$ °C to 85°C (SN74AHC125)			9.5	ns										
				T _A = -40°C to 125°C (recommended SN74AHC125)			9.5											
				T _A = 25°C		7.0 ⁽¹⁾	9.7 ⁽¹⁾											
	ŌĒ	V	0 45 - 5	T _A = -55°C to 125°C (SN54AHC125)	1 ⁽¹⁾		11.5 ⁽¹⁾											
t _{PLZ} , t _{PHZ}	OE	Y	$C_L = 15 pF$	$T_A = -40$ °C to 85°C (SN74AHC125)	1 ⁽¹⁾		11.5 ⁽¹⁾	ns										
															T _A = -40°C to 125°C (recommended SN74AHC125)	1 ⁽¹⁾		11.5 ⁽¹⁾
				T _A = 25°C		8.1	11.5											
	٨	Y	C ₁ = 50 pF	$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$ (SN54AHC125)	1		13											
t _{PHL} , t _{PLH}	А	Ť	C _L = 50 pr	$T_A = -40$ °C to 85°C (SN74AHC125)	1		13	ns										
				$T_A = -40$ °C to 125°C (recommended SN74AHC125)	1		13											
				T _A = 25°C		7.9	11.5											
	ŌĒ	Y	C ₁ = 50 pF	$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$ (SN54AHC125)	1		13	no										
t _{PZL} , t _{PZH}	OL	•	CL = 30 pi	$T_A = -40$ °C to 85°C (SN74AHC125)	1		13	ns										
				$T_A = -40$ °C to 125°C (recommended SN74AHC125)	1		13											
				T _A = 25°C		9.5	13.2											
	ŌĒ	Y	C - 50 pF	$T_A = -55$ °C to 125°C (SN54AHC125)	1		15	no										
t _{PLZ} , t _{PHZ}	OE .	Ť	$C_L = 50 \text{ pF}$	$T_A = -40$ °C to 85°C (SN74AHC125)	1		15	ns										
				T _A = -40°C to 125°C (recommended SN74AHC125)	1		15											
tok(a)	ŌĒ	V	C = 50 pF	T _A = 25°C			1.5 ⁽²⁾	20										
tsk(o)	UE	Y	$C_L = 50 \text{ pF}$	$T_A = -40$ °C to 85°C (SN74AHC125)			1.5	ns										

On products compliant to MIL-PRF-38535, this parameter is not production tested. On products compliant to MIL-PRF-38535, this parameter does not apply.



6.7 Switching Characteristics: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range and $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ (unless otherwise noted; see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		TEST CONDITIONS	MIN	TYP	MAX	UNIT
				T _A = 25°C		3.8 ⁽¹⁾	5.5 ⁽¹⁾	
				$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ (SN54AHC125)	1 ⁽¹⁾		6.5 ⁽¹⁾	
t _{PLH} , t _{PHL}	A	Y	C _L = 15 pF	$T_A = -40$ °C to 85°C (SN74AHC125)	1		6.5	ns
				T _A = -40°C to 125°C (recommended SN74AHC125)	1		6.5	
				T _A = 25°C		3.6 ⁽¹⁾	5.1 ⁽¹⁾	
				$T_A = -55$ °C to 125°C (SN54AHC125)	1 ⁽¹⁾		6 ⁽¹⁾	
t _{PZH} , t _{PZL}	ŌĒ	Y	C _L = 15 pF	$T_A = -40$ °C to 85°C (SN74AHC125)	1		6	ns
				$T_A = -40$ °C to 125°C (recommended SN74AHC125)	1		6	
				T _A = 25°C		4.6 ⁽¹⁾	6.8 ⁽¹⁾	
				$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ (SN54AHC125)	1 ⁽¹⁾		8 ⁽¹⁾	
t_{PHZ},t_{PLZ}	ŌĒ	Y	C _L = 15 pF	$T_A = -40$ °C to 85°C (SN74AHC125)	1 ⁽¹⁾		8 ⁽¹⁾	ns
				T _A = -40°C to 125°C (recommended SN74AHC125)	1 ⁽¹⁾		8 ⁽¹⁾	
				T _A = 25°C		5.3	7.5	
				$T_A = -55^{\circ}C$ to 125°C (SN54AHC125)	1		8.5	
t _{PLH} , t _{PHL}	A	Y	$C_L = 50 \text{ pF}$	$T_A = -40$ °C to 85°C (SN74AHC125)	1		8.5	ns
				$T_A = -40$ °C to 125°C (recommended SN74AHC125)	1		8.5	
				T _A = 25°C		5.1	7.1	
				$T_A = -55$ °C to 125°C (SN54AHC125)	1		8	
t _{PZH} , t _{PZL}	ŌĒ	Y	$C_L = 50 pF$	$T_A = -40$ °C to 85°C (SN74AHC125)	1		8	ns
				$T_A = -40$ °C to 125°C (recommended SN74AHC125)	1		8	
				T _A = 25°C		6.1	8.8	
				$T_A = -55$ °C to 125°C (SN54AHC125)	1		10	
t_{PHZ} , t_{PLZ}	ŌĒ	Y	$C_L = 50 \text{ pF}$	$T_A = -40$ °C to 85°C (SN74AHC125)	1		10	ns
				$T_A = -40$ °C to 125°C (recommended SN74AHC125)	1		10	
	_			T _A = 25°C			1 ⁽²⁾	
tsk(o)	ŌĒ	Y	$C_L = 50 \text{ pF}$	$T_A = -40$ °C to 85°C (SN74AHC125)			1	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

Submit Documentation Feedback

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.



6.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, \text{ and } T_A = 25^{\circ}C^{(1)}$

	PARAMETER	MIN	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic (V _{OL})		0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic (V _{OL})		-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic (V _{OH})	4.4		V
$V_{IH(D)}$	High-level dynamic input voltage	3.5		V
$V_{IL(D)}$	Low-level dynamic input voltage		1.5	V

⁽¹⁾ Characteristics are for surface-mount packages only.

6.9 Operating Characteristics

 V_{CC} = 5 V and T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load and f = 1 MHz	9.5	pF

6.10 Typical Characteristics

Figure 1 shows I_{CC} for varying V_{IN} values when V_{CC} is 5 V ±0.5 V and T_A = 25°C.





Figure 1. V_{IN} vs I_{CC}

Submit Documentation Feedback



7 Parameter Measurement Information



- A. C₁ includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SNx4AHC125 devices have four integrated bus buffer gates. Each gate can be individually controlled from their respective output enable pins or tied together and controlled simultaneously. This allows for control of up to four different lines from one device. Often times a microcontroller have multiple function options for a single pin. By using GPIO pins to enable specific buffers, the SNx4AHC125 can act as a multiplexer to select a specific data line depending on what pin function is selected on the microcontroller. At the same time, the lines that are not selected are isolated from the pin.

8.2 Functional Block Diagram



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.

8.3 Feature Description

Each buffer has its own output enable. This allows for control of each buffer individually. When the output enable is LOW, the input is passed to the output. When the output enable is HIGH, the output is high impedance. This feature is useful in applications that might require isolation.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SNx4AHC125.

Table 1. Function Table (Each Buffer)

INP	OUTPUT	
ŌĒ	A	Y
L	Н	Н
L	L	L
Н	X	Z

Submit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The wide operating range of the SNx4AHC125 devices allows for implementation into a variety of applications. In addition to the wide operating range, these devices differentiate from similar devices because they have four buffers that can be individually controlled through their independent output enable (\overline{OE}) pins. Each buffer is either enabled and passes data from A to Y, or disabled and set to a high-impedance state.

9.2 Typical Application




Figure 3. Digital MUX

9.2.1 Design Requirements

It is best to set V_{CC} for the SN74AHC125 to the same level as the microcontroller logic levels. This allows for optimal performance. The SN74AHC125 can safely handle input levels from -0.5 V to 7 V. However, if the logic levels that are being received vary from the V_{CC} level of the device then errors can occur. For example, if V_{CC} is 5.5 V then the minimum high-level input voltage (V_{IH}) level is 3.85 V. This means if the microcontroller is sending a HIGH signal, but HIGH = 3.3 V, it would be too low a level for the SNx4AHC125 to register it as what it must be. In this case V_{CC} would need to be lowered in order to lower the V_{IH} minimum. The opposite is also true for low-level input voltage (V_{IL}) . If VCC is set to 2 V, then V_{IL} maximum is 0.5 V. Depending on the microcontroller logic levels, a LOW signal may not go low enough for the SNx4AHC125 to register it.




Typical Application (continued)


9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For V_{IH} and V_{IL} levels at varying V_{CC}, see Recommended Operating Conditions.
 - Be mindful of rise time and fall time specifications for the output enable pins to ensure that the right buffers are enabled and the others are disabled in time. This minimizes interference on the microcontroller pin and to exterior circuitry. See *Switching Characteristics:* $V_{CC} = 3.3 \text{ V } \pm 0.3 \text{ V}$ and *Switching Characteristics:* $V_{CC} = 5 \text{ V } \pm 0.5 \text{ V}$ table for more details.
- 2. Recommended Output Conditions:
 - Load currents must not exceed I_O maximum per output and must not exceed continuous current through V_{CC} or GND total current for the part. These limits are located in the *Absolute Maximum Ratings*.
 - Outputs must not be pulled above V_{CC}.

9.2.3 Application Curves

Typical device at 25°C







10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended and if there are multiple V_{CC} pins then a 0.01- μ F or 0.022- μ F capacitor is recommended for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, they are tied to GND or V_{CC} (whichever make more sense or is more convenient).

11.2 Layout Example



Figure 6. Layout Diagram

Copyright © 1995–2016, Texas Instruments Incorporated

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN54AHC125	Click here	Click here	Click here	Click here	Click here	
SN74AHC125	Click here	Click here	Click here	Click here	Click here	

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9686801Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9686801Q2A SNJ54AHC 125FK	Samples
5962-9686801QCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686801QC A SNJ54AHC125J	Samples
5962-9686801QDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686801QD A SNJ54AHC125W	Samples
SN74AHC125D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC125	Samples
SN74AHC125DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125	Samples
SN74AHC125DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC125	Samples
SN74AHC125DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC125	Samples
SN74AHC125DGVR	ACTIVE	TVSOP	DGV	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125	Samples
SN74AHC125DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC125	Samples
SN74AHC125DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC125	Samples
SN74AHC125N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC125N	Samples
SN74AHC125NE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC125N	Samples
SN74AHC125NSR	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC125	Samples
SN74AHC125NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC125	Samples
SN74AHC125PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125	Samples





17-Mar-2017

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC125PWE4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	HA125	Samples
SN74AHC125PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125	Samples
SN74AHC125PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125	Samples
SN74AHC125PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA125	Samples
SN74AHC125RGYR	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA125	Samples
SN74AHC125RGYRG4	ACTIVE	VQFN	RGY	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA125	Samples
SNJ54AHC125FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9686801Q2A SNJ54AHC 125FK	Samples
SNJ54AHC125J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686801QC A SNJ54AHC125J	Samples
SNJ54AHC125W	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9686801QD A SNJ54AHC125W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

PACKAGE OPTION ADDENDUM



17-Mar-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC125, SN74AHC125:

■ Catalog: SN74AHC125

Automotive: SN74AHC125-Q1, SN74AHC125-Q1

Enhanced Product: SN74AHC125-EP, SN74AHC125-EP

Military: SN54AHC125

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2018

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC125DBR	SSOP	DB	14	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN74AHC125DGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC125DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC125DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74AHC125NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC125PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 30-Apr-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC125DBR	SSOP	DB	14	2000	367.0	367.0	38.0
SN74AHC125DGVR	TVSOP	DGV	14	2000	367.0	367.0	35.0
SN74AHC125DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74AHC125DR	SOIC	D	14	2500	333.2	345.9	28.6
SN74AHC125NSR	SO	NS	14	2000	367.0	367.0	38.0
SN74AHC125PWR	TSSOP	PW	14	2000	367.0	367.0	35.0

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-2/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.