



4-line ESD protection for high speed lines



μQFN-10L package

Functional schematic (top view)



Product status
HSP051-4M10

Features

- Flow-through routing to keep signal integrity
- Ultralarge bandwidth: 10 GHz
- · Ultralow capacitance:
 - 0.2 pF (I/O to I/O)
 - 0.35 pF (I/O to GND)
- Very Low dynamic resistance: 0.48 Ω
- 100 Ω differential impedance
- Low leakage current: 100 nA at 25 °C
- Extended operating junction temperature range: -40 °C to 150 °C
- Thin package: 0.5 mm max.
- · RoHS compliant
- · High ESD protection level
- · High integration
- · Suitable for high density boards
- · Complies with following standards:
 - MIL-STD 883G Method 3015-7 Class 3B: 8 kV
 IEC 61000-4-2 level 4: 8 kV (contact discharge), 15 kV (air discharge)

Applications

The HSP051-4M10 is designed to protect against electrostatic discharge on sub micron technology

circuits driving:

- HDMI 2.0 and 1.4
- USB 3.1 and USB3.0
- Digital Video Interface
- Display Port
- Serial ATA

Description

The HSP051-4M10 is a 4-channel ESD array with a rail to rail architecture designed specifically for the protection of high speed differential lines.

The ultralow variation of the capacitance ensures very low influence on signal-skew. The large bandwidth make it compatible with HDMI2.0.4k/2k (=5.94 Gbps) and USB3.1 (= 10 Gbps).

The device is packaged in μ QFN 2.5 mm x 1 mm with a 500 μ m pitch.



1 Characteristics

Table 1. Absolute maximum ratings T_{amb} = 25 °C

Symbol		Value	Unit		
V_{PP}	Peak pulse voltage	IEC 61000-4-2 contact discharge	8	kV	
V PP		IEC 61000-4-2 air discharge	25		
Tj	Operating junction temperatur	-40 to +150	°C		
T _{stg}	Storage temperature range	-65 to +150	°C		
T _L	Maximum lead temperature for	260	°C		

Table 2. Electrical characteristics T_{amb} = 25 °C

Compleal	Barrantar		Value			Unit
Symbol	Parameter		Min.	Тур.	Max.	Unit
V_{BR}	I _R = 1 mA		4.5	5.8		V
I _{RM}	V _{RM} = 3.6 V			10	100	nA
V _{CL}	I _{PP} = 1 A, 8/20 μs			10	V	
V _{CL}	IEC 61000-4-2, +8 kV contact (I _{PP} = 16 A), measured at 30 ns			13		V
D.	Dynamic registeres, pulse duration 100 ps	I/O to GND		0.48	Ω	
R _d	Dynamic resistance, pulse duration 100 ns	GND to I/O		0.96		Ω
CI/O - I/O	VI/O = 0 V, F = 200 MHz to 9 GHz			0.2	0.3	pF
CI/O - GND	VI/O = 0 V	F = 200 MHz to 2.5 GHz	200 MHz to 2.5 GHz 0.4	0.55	pF	
	VIIO - 0 V	F = 2.5 GHz to 9 GHz		0.35	0.45	pF
f _C	-3dB 10					GHz
Z _{diff}	Time domain reflectometry: t_r = 200 ps (10 - 90%), Z_0 = 100 Ω			100	115	Ω

DS9805 - Rev 5 page 2/12



1.1 On-board measurements




Figure 2. S21 attenuation measurement

O S21 (db)

-0.5

-1

-1,5

-2

-2,5

-3

100k

0 V

1M

10M

10M

2.5 V

10G

Figure 3. Eye diagram - HDMI mask at 3.35 Gbps per channel(1)(without HSP051-4M10)




Figure 4. Eye diagram - HDMI mask at 3.35 Gbps per channel(1) (with HSP051-4M10)




Figure 5. Eye diagram - HDMI 2.0 mask at 5.94 Gbps per channel (without HSP051-4M10)





Figure 6. Eye diagram - HDMI 2.0 mask at 5.94 Gbps per channel (with HSP051-4M10)



DS9805 - Rev 5 page 3/12



Figure 7. Eye diagram - USB 3.0 mask at 5.0 Gbps per channel (without HSP051-4M10)

Horizontal scale : 33ps/div
Vertical scale : 200mV/div

region violations

Figure 8. Eye diagram - USB 3.0 mask at 5.0 Gbps per channel (with HSP051-4M10)

Horizontal scale : 33ps/div
Vertical scale : 200mV/div

Vertical scale : 200mV/div

In the scale of the sc

Figure 9. Eye diagram - USB 3.1 mask at 10.0 Gbps per channel (without HSP051-4M10)

Horizontal scale : 16.5ps/div

Vertical scale : 200mV/div

Vertical scale : 200mV/div

Lotal wfis 1 10000HZ region violations 1 2

total wfms failed smpls source Y Align: Fixe


Figure 10. Eye diagram - USB 3.1 mask at 10.0 Gbps per channel (with HSP051-4M10)


Horizontal scale : 16.5ps/div

Vertical scale : 200mV/div

Vertical scale : 200mV/div

I total wins 1 region violations 1 source 3 source 7 Aligns Fixed Voit






DS9805 - Rev 5 page 4/12



Figure 13. TLP measurement (pulse duration 100 ns) I/O to GND GND to I/O V_{CL}(V)



DS9805 - Rev 5 page 5/12



2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

2.1 μQFN-10L dimension values

- Epoxy meets UL94, V0
- · Lead-free package

Figure 15. µQFN-10L dimension definitions




Table 3. µQFN-10L dimension values

	Dimensions						
Ref.	Millimeters			Inches			
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.40	0.47	0.50	0.018	0.018	0.020	
A1	0.00	0.00	0.05	0.00	0.000	0.002	
A2		0.13			0.005		
b	0.15	0.20	0.25	0.006	0.008	0.009	
b1	0.35	0.40	0.45	0.014	0.016	0.041	
D	2.40	2.50	2.60	0.094	0.098	0.102	
E	0.90	1.00	1.10	0.035	0.039	0.043	
е		0.50			0.206		
L	0.33	0.38	0.43	0.012	0.015	0.017	
aaa		0.08			0.003		
bbb		0.10			0.004		

DS9805 - Rev 5 page 6/12







Figure 18. µQFN-10L tape and reel specification



DS9805 - Rev 5 page 7/12



3 Recommendation on PCB assembly




Figure 19. µQFN-10L dimension definitions

3.1 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Solder paste with fine particles: powder particle size is 20-45 µm.

3.2 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of ±0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

DS9805 - Rev 5 page 8/12



3.3 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.


Via to GND

To

Figure 20. Printed circuit board layout recommendations

3.4 Reflow profile

Figure 21. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement.

Note: Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

DS9805 - Rev 5 page 9/12



4 Ordering information

Figure 22. Ordering information scheme




Table 4. Ordering information

Order code	Marking	Package	Weight	Base qty.	Delivery mode
HSP051-4M10	H1M	μQFN-10L	3.27 mg	3000	Tape and reel

DS9805 - Rev 5 page 10/12



Revision history

Table 5. Document revision history

Date	Version	Changes
29-Jul-2013	1	Initial release.
15-Oct-2013	2	Updated status to production data.
17-Jun-2014	3	Updated Figure 19.
14-Nov-2014	4	Updated Features, Applications and Description. Updated Table 1 and Table 2. Added Figure 6 to Figure 11.
22-Feb-2018	5	Added a note for Figure 17. Marking.

DS9805 - Rev 5 page 11/12



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

DS9805 - Rev 5 page 12/12