

## CA-IS1204 Isolated Sigma-Delta Modulator for Current Sensing

#### 1 Key Features

- Differential Input Voltage Range: ±250 mV
- Ultra-Low Input Offset Voltage and Drift
   ±1mV (max) @ 25°C input offset voltage
- Low Gain Error and Drift
  - ±2% (max) @ 25°C gain error
- Excellent AC Performance
  - SNR: 85dB (typ)
  - THD: -91dB (typ)
- Robust Isolation Barrier: ±150 kV/μs typical CMTI
- Fault Diagnostic Functions Improve System Safety
- Wide Operating Temperature Range: –40°C to 125°C
- 16-pin wide-body SOIC package
- Safety Regulatory Approvals(Pending)
  - 7070 V<sub>PK</sub> isolation per DIN V VDE V 0884-11 (VDE V 0884-11): 2017-01
  - 5000 V<sub>RMS</sub> isolation for 1 minute per UL 1577
  - CQC and TUV certification approvals

#### 2 Applications

- Industrial Motor Controls and Drives
- Uninterruptible Power Supplies(UPS)
- Isolated Power Supply

#### 3 Description

The CA-IS1204 device is series of precision isolated sigmadelta ( $\Sigma$ - $\Delta$ ) modulator and optimized for shunt resistorbased current sensing or other small signal measurement applications. The input current-sense amplifier monitors current flow through a shunt (sense) resistor and the sigma-delta modulator converts the analog input to a digital bit stream of 1's and 0's at a much higher frequency. The digital output stage of CA-IS1204 provides uncoded CMOS bit-stream output. The analog input-side (high-side) and digital output-side (low-side) are separated by unique silicon oxide (SiO<sub>2</sub>) capacitive isolation barriers that provide up to  $5kV_{RMS}$  galvanic isolation per UL1577 certification, and isolator driver transfers the modulator output across this isolation barrier. In systems with different voltage domains, this isolation technical is typically used to protect the low voltage side from the high voltage side in case of any faults. These devices also feature up to  $150kV/\mu s$  common mode transient immunity and enable efficient signal transmission in noisy environments.

The CA-IS1204 device features low input voltage range ( $\pm$ 250mV) that allows the use of small sense resistor to reduce power dissipation, a low ( $\pm$ 2%, max) gain error ensures measurement accuracy. This device also features fail-safe output to support high safety system design. The device is specified for operation with 5MHz to 21MHz clock input. The internal sigma-delta modulator combined with an external digital decimation sinc<sup>3</sup> filter can achieve 85 dB signal-to-noise ratio (SNR) at 78.1 Ksps.

The CA-IS1204W is specified over the -40°C to +125°C operating temperature range and is available in 16-pin SOIC wide body package.

#### **Device Information**

Part Number	Package	Body Size(NOM)
CA-IS1204	SOIC16-WB (W)	10.30 mm × 7.50 mm



#### CA-IS1204W Version 1.01,2023/03/24

#### Shanghai Chipanalog Microelectronics Co., Ltd.

#### **Simplified Schematic**



#### 4 Ordering Information

#### Table 4-1. Valid Parts Ordering Information

Ordering Part Number	Specified Input Range	Galvanic Isolation (Vrms)	Pakage
CA-IS1204W	±250 mV	5000	SOIC16-WB(W)



# **Table of Contents**

1	Key F	eatures1	
2	Appl	ications1	L
3	Desc	ription1	
4	Orde	ring Information2	2
5	Revis	sion History3	;
6	Pin C	Configuration and Descriptions4	ļ
7	Spec	ifications5	;
	7.1	Absolute Maximum Ratings <sup>1</sup> 5	;
	7.2	ESD Ratings5	;
	7.3	Recommended Operating Conditions5	;
	7.4	Thermal Information5	;
	7.5	Power Ratings5	;
	7.6	Insulation Specifications6	5
	7.7	Safety-Related Certifications7	7
	7.8	Electrical Characteristics8	3
	7.9	Switching Characteristics10	)
	7.10	Typical Characteristics and Waveforms11	_
8	Deta	iled Description16	;
	8.1	Overview16	5

	8.2	Ana	log Input (High-side)	16
	8.3	Sign	al Isolation	17
	8.4 Digital Output (Low-side)		tal Output (Low-side)	17
		8.4.1	Bit stream output	17
		8.4.2	Over-range Output	
		8.4.3	Fail-Safe Output	18
9	Ар	plicatio	n Information	19
	9.1	Турі	cal Application for Current Sense	19
		9.1.1	Typical Application Circuit	19
		9.1.2	Choosing Current Sense Resistor	20
		9.1.3	Analog Input Filter	20
		9.1.4	Supply Power	20
		9.1.5	Digital Output Filter	20
	9.2	Volt	age Measurement	21
	9.3	Ann	ouncements	22
10		Packa	ge Information	23
11		Solder	ring Temperature (reflow) Profile	24
12		Tape a	and Reel Information	25
13		Impor	tant Notice	26

#### 5 Revision History

Revision Number	Description	Page Changed
Version 1.00	N/A	N/A
Version 1.01	Updated	

### CA-IS1204W Version 1.01,2023/03/24

#### 6 Pin Configuration and Descriptions





NAME	Pin #	ТҮРЕ	DESCRIPTION
	4	Devuer	Power supply input for the input-side (analog input-side), 4.5V to 5.5V. Bypass AVDD to
		Power	AGND with $0.1\mu F$ //2.2 $\mu F$ capacitors as close to the device as possible.
	2	Input	Noninverting analog input. External shunt resistor connection input (power-side) for
AINF	Z	mput	current sense.
		Input	Inverting analog input. External shunt resistor connection input (load-side) for current
AINN	3	input	sense.
AGND	4, 8	Ground	High-side (input-side) ground.
NC	5, 6, 7		No connection. Leave them open or connect to AVDD or AGND.
DGND	9, 16	Ground	Low-side (output-side) ground.
NC	10, 12, 15		No connection. Leave them open or connect to DVDD or DGND.
DOUT	11	Output	Modulator bit-stream output.
CLKIN	13	Output	Modulator clock input (5 MHz to 21 MHz) with internal $1.5M\Omega$ pull-down resistor.
ססעס	14	Deuver	Low-side (digital output-side) power supply, 3.0V to 5.5V. Bypass DVDD to DGND with
0000	14	14 Power	$0.1\mu F$ // $2.2\mu F$ capacitors as close to the device as possible.



#### 7 Specifications

#### 7.1 Absolute Maximum Ratings<sup>1</sup>

	PARAMETER	MIN	MAX	UNIT
AVDD, DVDD	Supply voltage <sup>2</sup>	-0.5	6.5	V
AINP, AINN	Analog input voltage	AGND – 6	6.5	V
CLKIN, DOUT	Digital input or output voltage	DGND – 0.5	DVDD + 0.5 <sup>3</sup>	V
I <sub>IN</sub>	Input current to any pin except supply pins	-10	10	mA
Tj	Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-65	150	°C

Notes:

1. The stresses listed under "Absolute Maximum Ratings" are stress ratings only, not for functional operation condition. Exposure to absolute maximum rating conditions for extended periods may cause permanent damage to the device.

2. All voltage values are with respect to the local ground terminal (AGND or DGND) and are peak voltage values.

3. Maximum voltage must not exceed 6.5V.

#### 7.2 ESD Ratings

			VALUE	UNIT	
V <sub>ESD</sub> Electrostatic discharge		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>1</sup>	±4000	V	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>2</sup>	±2000	V	
Not	Notes:				
1.	<ol> <li>Per JEDEC document JEP155, 500V HBM allows safe manufacturing of standard ESD control process.</li> </ol>				
2.	Per JEDEC document JEP157, 250V CDM allows safe manufacturing of standard ESD control process.				

#### 7.3 Recommended Operating Conditions

	PARAMETER	MIN	NOM	MAX	UNIT
AVDD	High-side (analog input) supply voltage, with respect to AGND	4.5	5.0	5.5	V
DVDD	Low-side (digital output) supply voltage, with respect to DGND	3.0	3.3	5.5	V
T <sub>A</sub>	Operating ambient temperature range	-40		125	°C

#### 7.4 Thermal Information

	THERMAL METRIC	VALUE	UNIT
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	86.5	°C/W

#### 7.5 Power Ratings

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
PD	Maximum power dissipation for both sides	AVDD = DVDD = 5.5 V	123.75	mW
P <sub>D1</sub>	Maximum power dissipation for high-side	AVDD = 5.5 V	85.25	mW
P <sub>D2</sub>	Maximum power dissipation for low-side	DVDD = 5.5 V	38.5	mW



## CA-IS1204W

Version 1.01,2023/03/24

Shanghai Chipanalog Microelectronics Co., Ltd.

7.6	Insulation Specifications			
	PARAMETR	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance <sup>1</sup>	Shortest terminal-to-terminal distance through air	8	mm
CDC	External croopage 1	Shortest terminal-to-terminal distance across the	0	
CPG		package surface	0	111111
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	28	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	Ι	
		Rated mains voltage $\leq$ 300 V <sub>RMS</sub>	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage $\leq 400 V_{RMS}$	I-IV	
		Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-III	
DIN V	VDE V 0884-11:2017-01			
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	V <sub>PK</sub>
		AC voltage; Time dependent dielectric breakdown	1000	V
VIOWM	Maximum working isolation voltage	(TDDB) Test	1000	VRMS
		DC voltage	1414	V <sub>DC</sub>
		V <sub>TEST</sub> = V <sub>IOTM</sub> ,		
		t = 60 s (qualification);	7070	
VIOTM	Waximum transient isolation voltage	$V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}$	7070	V PK
		t= 1 s (100% production)		
		Test method per IEC 60065, 1.2/50 μs waveform,	6250	
VIOSM	Maximum surge isolation voltage <sup>2</sup>	$V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}}$ (qualification)	6250	VPK
		Method a, After input/output safety test subgroup 2/3,		
		$V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s;	≤ 5	
		$V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 s$		
		Method a, After environmental tests subgroup 1,		
	A	$V_{ini} = V_{IOTM}$ , $t_{ini} = 60$ s;	≤ 5	6
<b>q</b> <sub>pd</sub>	Apparent charge <sup>3</sup>	$V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 s$		pC
		Method b1, At routine test (100% production) and		
		preconditioning (type test)		
		$V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 s;$	≤ 5	
		V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s		
CIO	Barrier capacitance, input to output <sup>4</sup>	$V_{10} = 0.4 \times \sin(2\pi ft), f = 1 MHz$	~ 1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
RIO	Isolation resistance <sup>4</sup>	$V_{10} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω
		$V_{10} = 500 \text{ V at } T_{s} = 150^{\circ} \text{C}$	> 109	
	Pollution degree		2	
UL 15	 77	1		
		$V_{\text{TEST}} = V_{\text{ISO}}$ , t = 60s (qualification),		
V <sub>ISO</sub>	Maximum withstanding isolation voltage	$V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$ , t = 1s (100% production)	5000	V <sub>RMS</sub>
Notes				
1.	Apply creepage distance and clearance requiremer	nts according to application-specific equipment isolation stan	dards. Take care to	o maintain
	the creepage distance and clearance distance of th	e circuit board design to ensure that the isolator mounting pa	ad on the printed	circuit

board does not shorten the distance. In some cases the creepage distance and gap on the printed circuit board become equal. Techniques such as inserting grooves into printed circuit boards are used to help increase these specifications.

2. This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

3. Devices are immersed in oil during surge characterization.

4. The characterization charge is discharging charge (pd) caused by partial discharge.

5. Capacitance and resistance are measured with all pins on high-side and low-side tied together.



#### 7.7 Safety-Related Certifications

,		
VDE (Pending)	UL	CQC (Pending)
Certified according to DIN V VDE V 0884-	Recognized under UL 1577 Component	Certified according to GB4943.1-2011
11:2017-01	Recognition Program	
Certification number:	Certification number: E511334-20200520	Certification number:



#### CA-IS1204W Version 1.01,2023/03/24

#### Shanghai Chipanalog Microelectronics Co., Ltd.

#### 7.8 Electrical Characteristics

All minimum/maximum specs are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND = 0V, and sinc<sup>3</sup> filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at 25°C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT		
ANALOG I	NPUT							
V <sub>Clipping</sub>	Maximum input voltage before clipping output	AINP – AINN		±320		mV		
V <sub>FSR</sub>	Specified linear full-scale input range	AINP – AINN	-250		250	mV		
V <sub>CM</sub>	Operating common-mode input voltage	(AINP + AINN) / 2 to AGND	-0.16		AVDD – 2.1	v		
V <sub>CMOV</sub>	Common-mode overvoltage threshold	(AINP + AINN) / 2 to AGND	AVDD – 2			V		
V <sub>CMOV_HYS</sub>	Hysteresis of common-mode over- voltage threshold			100		mV		
CIN	Single-ended input capacitance	f <sub>IN</sub> = 270 kHz, AINN = AGND	2			рF		
CIND	Differential input capacitance	f <sub>IN</sub> = 270 kHz		1		pF		
R <sub>IN</sub>	Single-ended input resistance	AINN = AGND		19		kΩ		
R <sub>IND</sub>	Differential input resistance			22		kΩ		
I <sub>IN</sub>	Input current	$AINP = AINN = AGND,$ $I_{IN} = (I_{INP} + I_{INN}) / 2$	-41	-30	-24	μΑ		
TCIIN	Input current drift			±1		nA/°C		
I <sub>INOS</sub>	Input offset current	$I_{\rm INOS} = I_{\rm INP} - I_{\rm INN}$		±5		nA		
CMDD	Input common-mode rejection ratio	DC, AINP = AINN		-85		dB		
CIVINNIN		f <sub>IN</sub> = 10 kHz, AINP = AINN		-85		uв		
		At AVDD, DC, AINP = AINN = AGND		-98				
PSRR	Power supply rejection ratio	At AVDD, 100mV and 10kHz ripple, AINP = AINN = AGND		-98		dB		
BWIN	–3 dB input bandwidth			1000		kHz		
CMTI	Common-mode transient immunity	AGND – DGND  = 1.5 kV	100	150		kV/μs		
MODULAT	OR ACCURACY							
DNL	Differential nonlinearity	Resolution: 16 bits	-0.99		0.99	LSB		
INL	Integral nonlinearity <sup>1</sup>	Resolution: 16 bits	-8	±2	8	LSB		
Eo	Offset error	Initial, at $T_A = 25^{\circ}C$ , AINP = AINN = AGND	-1	±0.1	1	mV		
TCEo	Offset drift		-3.5	±1	3.5	μV/°C		
E <sub>G</sub>	Gain error	Initial, at $T_A = 25^{\circ}C$	-2%	±0.1%	2%			
TCEG	Gain drift			±25		ppm/°C		
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 1 kHz, BW = 10 kHz		85		dB		
SINAD	Signal-to-noise-and-distortion ratio	f <sub>IN</sub> = 1 kHz, BW = 10 kHz		84		dB		
THD	Total harmonic distortion	f <sub>IN</sub> = 1 kHz, BW = 10 kHz		-91		dB		
SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 1 kHz, BW = 10 kHz		94		dB		

Note:

1. Design guarantee.

2. The INL is defined as the maximum deviation from a straight line passing through the end-point of the ideal ADC transfer function once the gain and offset errors have been nullified and expressed as number of LSBs over the specified linear full-scale input range.



#### **Electrical Characteristics (Continued)**

All minimum/maximum specs are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND = 0V, and sinc<sup>3</sup> filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at 25°C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DIGITAL	INPUT					
I <sub>IN</sub>	Input current	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}$	0		7	μΑ
CIN	Input capacitance			4		pF
V	Lagia high loval input valtage		0.7 ×		DVDD +	V
VIH	Logic nign-level input voltage		DVDD		0.3	v
			0.2		0.3 ×	
VIL	Logic low-level input voltage		-0.3		DVDD	v
DIGITAL	OUTPUT					•
CL	Output load capacitance			30		pF
	Logic high-level output voltage	L = _20 u A	DVDD –			
Ven		I <sub>OH</sub> – -20 μA	0.1			V
∨он		$l_{out} = -4 \text{ mA}$	DVDD –			v
			0.4			
Va	Logic low-level output voltage	I <sub>OL</sub> = 20 μA			0.1	V
VOL		I <sub>OL</sub> = 4 mA			0.4	v
POWER S	SUPPLY					
AVDD <sub>UV</sub>	AVDD undervoltage threshold	AVDD rising		2.5	2.7	V
I <sub>AVDD</sub>	High-side supply current	$4.5 \text{ V} \le \text{AVDD} \le 5.5 \text{ V}$		10.9	15.5	mA
	Low-side supply current	3.0 V ≤ DVDD ≤ 3.6 V		3.3	5.3	
IDVDD	with $C_L = 15 \text{ pF}^1$	4.5 V ≤ DVDD ≤ 5.5 V		4.0	7.0	mA
Note:	approximately 15pF including external	(probe and stray) capacitance.				

### OG

#### **CA-IS1204W** Version 1.01,2023/03/24

#### Shanghai Chipanalog Microelectronics Co., Ltd.

#### 7.9 **Switching Characteristics**

All minimum/maximum specs are at  $T_A = -40^{\circ}C$  to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = AGND = -250 mV to 250 mV, AINN = -250 mV 0V, and sinc<sup>3</sup> filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at 25°C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f <sub>clkin</sub>	CLKIN clock frequency	4.5 V ≤ AVDD ≤ 5.5 V	5		21	MHz
Duty Cycle	CLKIN clock duty cycle	$t_{HIGH} / t_{CLKIN}$ , 4.5 V $\leq$ AVDD $\leq$ 5.5 V	42.5%	50%	57.5%	
t <sub>h</sub>	Hold time of DOUT after rising edge of CLKIN <sup>1</sup>	C <sub>L</sub> = 15 pF <sup>2</sup> ; <i>See Figure</i>	3.5			ns
t <sub>d</sub>	Delay time of DOUT after rising edge of CLKIN <sup>1</sup>	C <sub>L</sub> = 15 pF <sup>2</sup> ; <i>See Figure</i>			16	ns
t <sub>r</sub>	Rise time of DOUT (10%–90%)	C <sub>L</sub> = 15 pF <sup>2</sup>		1.8	5.0	ns
t <sub>f</sub>	Fall time of DOUT (90%–10%)	C <sub>L</sub> = 15 pF <sup>2</sup>		1.8	5.0	ns
t <sub>astart</sub>	Analog startup time	AVDD step to 4.5 V with 3.0 V ≤ DVDD; See Figure		500		μs
Note:	s approximately 15pE including external (pro	he and stray) capacitance	•			



#### Figure 7-1. CA-IS1204 Digital Output Timing







#### 7.10 Typical Characteristics and Waveforms

All minimum/maximum specs are at  $T_A = -40^{\circ}$ C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = -250 mV to 250 mV, AINN = AGND = 0V, and sinc<sup>3</sup> filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at 25°C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).



#### CA-IS1204W Version 1.01,2023/03/24

Shanghai Chipanalog Microelectronics Co., Ltd.

#### Typical Characteristics and Waveforms (Continued)

All minimum/maximum specs are tested over recommended operating conditions and  $sinc^3$  filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at 25°C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).





#### **Typical Characteristics and Waveforms (Continued)**

All minimum/maximum specs are tested over recommended operating conditions and  $sinc^3$  filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at 25°C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).



#### **Typical Characteristics and Waveforms (Continued)**

![](_page_13_Figure_3.jpeg)

All minimum/maximum specs are tested over recommended operating conditions and sinc<sup>3</sup> filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at  $25^{\circ}$ C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).

![](_page_14_Picture_0.jpeg)

#### **Typical Characteristics and Waveforms (Continued)**

All minimum/maximum specs are tested over recommended operating conditions and  $sinc^3$  filter output configured to 16 bits with OSR = 256 (unless otherwise noted). All typical values are at 25°C with CLKIN = 20 MHz, AVDD = 5 V, and DVDD = 3.3 V (unless otherwise noted).

![](_page_14_Figure_4.jpeg)

#### 8 Detailed Description

#### 8.1 Overview

The CA-IS1204 precision isolated sigma-delta ( $\Sigma$ - $\Delta$ ) modulator optimized for shunt resistor-based current sensing and small signal measurement applications. The functional block diagram is shown in Figure. This device performs fully differential analog input to digital output conversion using a single-bit, second-order, switched-capacitor modulator. A single comparator within the modulator quantizes the input signal at a much higher sample rate than the bandwidth of the signal to be measured. The quantizer then presents a stream of 1s and 0s to the digital isolator driver and the driver transmit the bit stream across a SiO<sub>2</sub>-based capacitive isolation barrier to provide up to 5kV<sub>RMS</sub> isolation rating. The modulator is fully differential for maximum signal-to-noise ratio and minimum susceptibility to power-supply noise. On the digital output-side (low-side), the receiver demodulates the signal after advanced signal conditioning and produces the output at DOUT. The density of 1s in the DOUT bit stream output is proportional to the analog input voltage.

To synchronize the entire system operation, the device provides an external clock input CLKIN on the low-side and feeds the clock back to the high-side through digital isolation for the synchronous sigma-delta modulator operating. The input clock frequency range is from 5MHz to 21MHz, much higher than the analog input bandwidth.

![](_page_15_Figure_6.jpeg)

Figure 8-1. Functional Block Diagram of the CA-IS1204

#### 8.2 Analog Input (High-side)

The analog input of CA-IS1204 utilizes a full differential preamplifier to amplify the voltage of current sense resistor  $R_{shunt}$ . The gain of the input amplifier is fixed and set by internal precision resistors. The internal fixed gain of CA-IS1204W is 4x, and the corresponding full-scale input voltage range is ±250mV, the differential input impedance is 22k $\Omega$  (see the Electrical Characteristics for more details). Considering of the lower input impedance of CA-IS1204, large gain and offset errors could be introduced when used with high-impedance signal resources. It is very important to select a reasonable current sense resistor and carefully PCB layout.

The internal ESD protection of CA-IS1204 can withstand (AGND–6V) to (AVDD+0.5V) absolute maximum analog input. To guarantee the long-term reliability and device performance, the differential analog input voltage and the input common-mode voltage of the CA-IS1204 should be limited within the specific range.

![](_page_16_Picture_0.jpeg)

#### 8.3 Signal Isolation

The CA-IS1204 device utilizes Chipanalog's full differential capacitive isolation technology, as shown in Figure , that contains an ON-OFF keying (OOK) modulation scheme to transfer digital signals across the SiO<sub>2</sub> based isolation barrier between circuits with different power domains. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The isolation receiver demodulates the signal and recovery input signal at output through a buffer stage, see Figure for more details. With this OOK architecture, the CA-IS1204 device builds a robust data transmission path between different power domains and support up to 5kV<sub>RMS</sub> galvanic isolation between the analog input side and digital output side.

![](_page_16_Figure_5.jpeg)

Figure 8-2. Block Diagram of the Isolation Channel

![](_page_16_Figure_7.jpeg)

Figure 8-3. OOK Modulation

#### 8.4 Digital Output (Low-side)

#### 8.4.1 Bit stream output

The CA-IS1204 device performs fully differential analog input to digital output conversion using a sigma-delta modulator. The sigma-delta modulator converts the input signal into a digital pulse train whose average duty cycle represents the digitized signal information. Figure shows the relationship between the bit stream output vs. analog input (AINP – AINN). The analog input of 0 V ideally produces to a digital bit-stream of "1" and "0" with high 50% of the time. For the analog input voltage within full-scale input range (±320 mV), the digital output maintains a linear relationship with the analog input, and the density of 1s in the digital output bit-stream can be calculated as following equation:

$$Density|_{1s} = (V_{IN} + V_{Clipping}) / (2 \times V_{Clipping})$$

(Equation 1)

![](_page_17_Figure_2.jpeg)

![](_page_17_Figure_3.jpeg)

#### 8.4.2 Over-range Output

The maximum input voltage of the CA-IS1204 (before clipping output ) is  $\pm 320$  mV. For the analog input less than or equal to -320 mV, the CA-IS1204 modulator will clip the bit-stream at "0", and generate a single "1" every 128 clocks; For the analog input grater than or equal to +320 mV, the CA-IS1204 modulator will clip the bit-stream at "1", and generate a single "0" every 128 clocks, see Figure 8-5.

![](_page_17_Figure_6.jpeg)

Figure 8-5. CA-IS1204 Over-range Output Waveforms

#### 8.4.3 Fail-Safe Output

The CA-IS1204 device features fail-safe output indication which means the devices guarantee a logic-low on the digital output (DOUT) when the high-side power supply (AVDD) is off or loss, or a logic-high at DOUT when the common-mode input voltage V<sub>CM</sub> exceeds the common-mode overvoltage threshold V<sub>CMOV</sub>. When both cases occur at the same time, the priority of high side supply voltage (AVDD) loss is higher, so DOUT output will remain logic 0, see Figure 8-6 for more details. In the case of a missing high-side supply voltage AVDD, the output of  $\Sigma$ - $\Delta$  modulator is not defined and can cause a system fault or indeterminacy. So the fail-safe output is very useful to provide a fault indication for system and helps to improve system reliability. Also, in this way, differentiating between the AVDD loss and the over range input signal is possible on the system level.

![](_page_18_Picture_0.jpeg)

![](_page_18_Figure_2.jpeg)

![](_page_18_Figure_3.jpeg)

Figure 8-6. CA-IS1204 Fail-Safe Output

#### 9 Application Information

#### 9.1 Typical Application for Current Sense

#### 9.1.1 Typical Application Circuit

The CA-IS1204 precision isolated sigma-delta ( $\Sigma$ - $\Delta$ ) modulator is optimized for shunt resistor-based current sensing applications. A typical current sense application circuit is shown in Figure, the CA-IS1204 device is used to amplify the voltage across the shunt resistor (R<sub>shunt</sub>) with fixed gain (4x), and the internal sigma-delta modulator converts the amplified analog signal into digital bit-stream. The isolated bit stream output is then processed by an external digital decimation filter which can be implemented by FPGA or DSP, resulting in a conversion accuracy up to 16-bits. Robust isolation coupled with up to 150kV/µs typical CMTI enables accurate small signal measurement in noisy environments, making this device ideal for motor drives, photovoltaic inverters, uninterruptible power supplies(UPS) etc. industrial applications. Figure shows the CA-IS1204 in 1-phase motor current sense circuit design.

![](_page_18_Figure_9.jpeg)

Figure 9-1. Typical Application for 1-phase Current Sensing

# CHIPANALOG

#### CA-IS1204W Version 1.01,2023/03/24

#### 9.1.2 Choosing Current Sense Resistor

The shunt resistor selection should be a trade off between power dissipation and measurement accuracy. Small value resistors minimize power dissipation, while large value resistors take advantage of the full performance input range of the sigma-delta modulator. Choose the shunt resistor based on the following criteria:

#### • Accuracy:

A high  $R_{shunt}$  value allows lower currents to be measured more accurately. This is because offsets become less significant when the sense voltage is larger. For best performance, select  $R_{shunt}$  to provide approximately  $V_{FSR}$  (±250mV) of sense voltage for the nominal full-scale current in each application. And the voltage drop at  $R_{shunt}$  caused by the maximum current should be less than  $V_{Clipping}$  (±320mV).

#### • Power dissipation

At high current levels, the I<sup>2</sup>R losses in R<sub>shunt</sub> can be significant. Take this into consideration when choosing the resistor value and its power dissipation rating. Also, the sense resistor's value might drift if it is heat up excessively.

Due to the high currents that may flow through R<sub>shunt</sub>, take care to eliminate solder and parasitic trace resistance from causing errors in the sense voltage. Either use a four-terminal current sense resistor or use Kelvin (force and sense) PCB layout technique. The Kelvin-sense traces should be as close as possible to the current-sense resistor's solder contact pads. If the Kelvin-sensing contact pads are spaced wider relative to the sense resistor, error will be introduced from the additional trace resistance.

#### 9.1.3 Analog Input Filter

To improve signal-to-noise performance of CA-IS1204 signal path, an external  $1^{st}$ -order RC filter is recommended in front of the amplifier, as shown in the typical application circuit Figure, selecting  $R_1 = R_2 = 10\Omega$  and  $C_1 = 20$ nF, the input bandwidth of the analog front-end of the device can be limited within 400kHz.

#### 9.1.4 Supply Power

The high-side power supply of the CA-IS1204 can generate a 3.3V or 5V voltage from a high-side grid-driven power supply via a Zener diode(D1). It is recommended that a decoupling capacitor(C2) with a low equivalent series resistance of 0.1uf be placed as close as possible to AVDD pin of CA-IS1204. An additional capacitor(C3) is recommended for better filtering of the high-side supply path. The capacitance value can be selected from 2.2uf to 10uf.

Similarly, the 0.1uf decoupling capacitor(C4) and the 2.2uf to 10uf capacitor(C5) should be placed as close as possible to the DVDD pin of CA-IS1204 to filter the bottom power supply path.

#### 9.1.5 Digital Output Filter

The CA-IS1204 modulator provides 2<sup>nd</sup>-order frequency shaping of the quantization noise resulting from the single bit quantizer. To remove the frequency shaped quantization noise, a digital decimation filter is required. For the CA-IS1204 2<sup>nd</sup> order modulator circuit design, a sinc<sup>3</sup> filter is recommended because of the low cost hardware design and better performance. A FPGA or DSP can be used to implement this filter to provide the transfer function of a sinc<sup>3</sup> filter as below.

$$H(Z) = \left[\frac{1}{DR} \frac{(1 - Z^{-DR})}{(1 - Z^{-1})}\right]^{3}$$
 (Equation 2)

Where DR is the decimation rate, it is the ratio of modulator clock frequency  $f_{CLKIN}$  and throughput rate of the sinc<sup>3</sup> filter  $f_{DATA}$ , which is also called oversampling rate (OSR).

![](_page_20_Picture_0.jpeg)

(Equation 3)

 $DR = OSR = f_{CLKIN}/f_{DATA}$ 

The output data width is shown in below equation.

#### $Data Width = 3 \times \log_2 DR$ (Equation 4)

All of the characterization in section of Electrical Characteristics is tested with a sinc<sup>3</sup> filter with an oversampling ratio(OSR) of 256 and an output word width of 16 bits.

The characteristics of the sinc<sup>3</sup> filter are summarized in Table 9-1. As the decimation rate increased, the output data width from sinc<sup>3</sup> filter increased as well, while the throughput rate decreased, resulting higher SNR performance. Thus, designers can trade off between data rate and conversion accuracy based on the application requirements.

Decimation Rate (DR)	f <sub>DATA</sub> (kHz)	Output Data Width (Bits)	Filter Response (kHz)
32	625	15	163.7
64	312.5	18	81.8
128	156.2	21	40.9
256	78.1	24	20.4
512	39.1	27	10.2

#### Table 9-1. Characteristics of sinc<sup>3</sup> Filter at 20MHz f<sub>CLKIN</sub>

#### 9.2 Voltage Measurement

The CA-IS1204 current sense amplifier, along with a voltage divider, can be used as an isolated voltage measurement solution, see Figure 9-2 typical application circuit. The resistors of R<sub>41</sub>, R<sub>42</sub>, R<sub>51</sub>, R<sub>52</sub>, R<sub>61</sub> and R<sub>62</sub> are the internal resistors of the CA-IS1204 device, where R<sub>41</sub>, R<sub>42</sub>, R<sub>51</sub>, and R<sub>52</sub> are used to setup the amplifier gain, R<sub>41</sub> = R<sub>42</sub> = 12.5 k $\Omega$ , R<sub>51</sub> = R<sub>52</sub> = 50 k $\Omega$ ; R<sub>61</sub> and R<sub>62</sub> are used for the common-mode voltage detector, R<sub>61</sub> = R<sub>62</sub> = 100 k $\Omega$ . The voltage-divider (R<sub>21</sub>+R<sub>11</sub> and R<sub>31</sub>) reduces the input voltage from the power supply bus voltage to ±250mV to match the analog input range of CA-IS1204. Thus, for the high-voltage power supply bus, (R<sub>21</sub>+R<sub>11</sub>) >> R<sub>31</sub>.

Also, the bias current  $I_{INP}$  caused by  $V_{CM}$  (1.875V, typ.) passing through the voltage sense resistor  $R_{31}$  will cause significant offset error as well. To reduce the gain error and offset error, select  $R_{31}$  as small as possible. However, to limit the current consumption of the voltage-divider, choosing large resistance values for  $R_{21}+R_{11}$  and  $R_{31}$  will minimize overall power consumption. Designers need to balance the choice of divider resistance.

In order to cancel out the offset error introduced by the bias current  $I_{INP}$  flowing through  $R_{31}$ , the resistor  $R_{32}$  can be added at VINN input. As the error compensating resistor, the ideal  $R_{32}$  should be the parallel resistance of  $(R_{21}+R_{11})//R_{31}$ , see below  $R_{32}$  calculation equation,

$$R_{32} = \frac{R_{31}x(R_{21} + R_{11})}{R_{31} + R_{21} + R_{11}} \cong R_{31}, \ (R_{11} + R_{21} \gg R_{31})$$

Adding  $R_{32}$  can remove the offset error caused by  $I_{INP}$ , but there will be an expected difference between the modulator's differential input voltage (AINP – AINN) and the voltage drop on  $R_{31}$  given by the resistor divider. This discrepancy can be expressed as a gain error, as shown in below equation,

$$G_{ERROR} = \frac{R_{31}}{R_{31} + R_{41}}$$

Choosing appropriate  $R_{31}$  to balance gain error and power consumption, combine with compensating resistor  $R_{32}$ , the voltage measurement performance shown in Figure 9-2 typical application circuit is acceptable for most applications.

![](_page_21_Figure_2.jpeg)

Figure 9-2. Typical Application Circuit for Voltage-Measurement

#### 9.3 Announcements

Do not leave the input of CA-IS1204 dangling when using. If both AINP and AINN are dangling, the input common mode will be pull to high voltage by internal bias, which may touch the safety fault mode under some supply voltages, which may lead to abnormal system reaction.

![](_page_22_Picture_0.jpeg)

#### **10** Package Information

#### 16-Pin Wide Body SOIC Package

![](_page_22_Figure_5.jpeg)

TOP VIEW

![](_page_22_Figure_7.jpeg)

**FRONT VIEW** 

9.30

1.27

#### **RECOMMENDED LAND PATTERN**

![](_page_22_Figure_11.jpeg)

**LEFT-SIDE VIEW** 

Note: All dimensions are shown in millimeters.

11 Soldering Temperature (reflow) Profile

![](_page_23_Figure_3.jpeg)

Figure 11-1.	Soldering	Temperature	(reflow)	Profile
			····/	

Table 11-1. Soldering	Temperature	Parameter
-----------------------	-------------	-----------

Profile Feature	Pb-Free Assembly
Average ramp-up rate(217 °C to Peak)	3°C /second max
Time of Preheat temp(from 150 $^\circ C$ to 200 $^\circ C$ )	60-120 second
Time to be maintained above 217 °C	60-150 second
Peak temperature	260 ℃
Time within 5 $^{\circ}$ C of actual peak temp	30 second
Ramp-down rate	6 ℃ /second max.
Time from 25°C to peak temp	8 minutes max

![](_page_24_Picture_0.jpeg)

#### 12 Tape and Reel Information

#### **REEL DIMENSIONS**

![](_page_24_Figure_5.jpeg)

# TAPE DIMENSIONS

![](_page_24_Figure_7.jpeg)

- W Overall width of the carrier tape
- P1 Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

![](_page_24_Figure_11.jpeg)

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CA-IS1204W	SOIC	W	16	1000	330	16.4	10.8	10.7	2.9	12.0	24.0	Q1

The above information is for reference only and is used to assist Chipanalog customers in design and development. Chipanalog reserves the right to change the above information due to technological innovation without prior notice.

Chipanalog products are all factory tested. The customers shall be responsible for self-assessment and determine whether it is applicable for their specific application. Chipanalog's authorization to use the resources is limited to the development of related applications that the Chipanalog products involved in. In addition, the resources shall not be copied or displayed. And Chipanalog shall not be liable for any claim, cost, and loss arising from the use of the resources.

#### **Trademark Information**

Chipanalog Inc. <sup>®</sup>, Chipanalog<sup>®</sup> are trademarks or registered trademarks of Chipanalog.

![](_page_25_Picture_6.jpeg)

http://www.chipanalog.com