

# 2-Bit Bidirectional Voltage-Level Translator with Automatic Direction Sensing

Check for Samples: TXB0302

### **FEATURES**

- Fully Symmetric Supply Voltages.
   0.9 V to 3.6 V on A Port and 0.9 V to 3.6 V
- V<sub>CC</sub> Isolation Feature If Either V<sub>CC</sub> Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V<sub>CCA</sub>
- Low Power Consumption, 5-μA Max I<sub>CC</sub>
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 4000-V Human-Body Model (A114-B)
  - 1000-V Charged-Device Model (C101)

#### DESCRIPTION

This 2-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 0.9 V to 3.6 V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 0.9 V to 3.6 V. This allows for low-voltage bidirectional translation between 1-V, 1.2-V, 1.5-V, 1.8-V, 2.5-V and 3.3-V voltage nodes. For the TXB0302, when the output-enable (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver. The TXB0302 is designed so that the OE input circuit is supplied by VCCA. This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### DQM PACKAGE (TOP VIEW)

$V_{CCA}$		8	V <sub>CCB</sub>
A1	2	7	В1
A2	3	6	B2
GND	<u>4</u> i	5	OE

- A. Pull up resistors are not required on both sides for Logic I/O.
- B. If pull up or pull down resistors are needed, the resistor value must be over 20 k $\Omega$ .
- C. 20 k $\Omega$  is a safe recommended value, if the customer can accept higher Vol or lower Voh, smaller pull up or pull down resistor is allowed, the draft estimation is Vol = Vccout × 1.5k/(1.5k + Rpu) and Voh = Vccout × Rdw/(1.5k + Rdw).
- D. If pull up resistors are needed, please refer to the TXS0102 or contact TI.
- E. For detailed information, please refer to application note SCEA043.

### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	DQM – MicroQFN	TXB0302DQMR	77A

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### PIN DESCRIPTION

PIN NO.	NAME	FUNCTION
DQM	TXB0302	FUNCTION
1	VCCA	A-port supply voltage 0.9 V ≤ V <sub>CCA</sub> ≤ 3.6 V
2	A1	Input/output 1. Referenced to V <sub>CCA</sub> .
3	A2	Input/output 2. Referenced to V <sub>CCA</sub> .
4	GND	Ground
5	OE	3-state output-mode enable. Pull OE (TXB0302) low to place all outputs in 3-state mode.
6	B2	Input/output 2. Referenced to V <sub>CCB</sub> .
7	B1	Input/output 1. Referenced to V <sub>CCB</sub> .
8	VCCB	B-port supply voltage 0.9 V ≤ V <sub>CCB</sub> ≤ 3.6 V.

## **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CCA</sub>	Cumply voltage range		-0.5	4.6	V
$V_{CCB}$	Supply voltage range		-0.5	4.6	
V	land desired and an area	A port	-0.5	4.6	V
V <sub>I</sub>	Input voltage range	B port	-0.5	6.5	
V	Voltage range applied to any output in the high-impedance or	A port	-0.5	4.6	V
Vo	power-off state	B port	-0.5	6.5	
V	Valence and the last of the la	A port	-0.5	VCCA + 0.5	V
Vo	Voltage range applied to any output in the high or low state(2)	B port	-0.5	VCCB + 0.5	
I <sub>IK</sub>	Input clamp current	VI < 0		-50	mA
lok	Output clamp current	VO < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through VCCA, VCCB, or GND			±100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# THERMAL IMPEDANCE RATINGS(1)(2)

		TXB0302	
	THERMAL METRIC	DQM	UNIT
		8 PINS	
$\theta_{JA}$	Package thermal impedance	259	°C/W

<sup>(1)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51-5.



# **RECOMMENDED OPERATING CONDITIONS**(1)

			VCCA	VCCB	MIN	MAX	UNIT
$V_{CCA}$	Cupply voltage				0.9	3.6	V
$V_{CCB}$	Supply voltage	Supply voltage			0.9	3.6	V
V <sub>IH</sub>	High-level input voltage	Data inputs	0.9 V to 3.6 V	0.9 V to 3.6 V	V <sub>CCI</sub> <sup>(2)</sup> × 0.65	V <sub>CCI</sub> <sup>(2)</sup>	V
5		OE	0.9 V to 3.6 V	0.9 V to 3.6 V	V <sub>CCA</sub> × 0.65	3.6	
1/	Low level input voltage	Data inputs	0.9 V to 3.6 V	0.9 V to 3.6 V	0	V <sub>CCI</sub> <sup>(2)</sup> <b>x</b> 0.35	V
$V_{IL}$	Low-level input voltage	OE	0.9 V to 3.6 V	0.9 V to 3.6 V	0	$V_{CCA} \times 0.35$	V
\/	Voltage range applied to any output in	A-port	0.9 V to 3.6 V	0.9 V to 3.6 V	0	3.6	V
Vo	the high-impedance or power-off state	B-port	0.9 V to 3.6 V	0.9 V to 3.6 V	0	3.6	V
۸4/۸	land the self and self and	A-port inputs	0.9 V to 3.6 V	0.9 V to 3.6 V		40	0/
Δt/Δv	Input transition rise or fall rate	B-port inputs	0.9 V to 3.6 V	0.9 V to 3.6 V		40	ns/V
T <sub>A</sub>	Operating free-air temperature				-40	85	°C

<sup>(1)</sup> The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at  $V_{CCI}$  or both at GND. (2)  $V_{CCI}$  is the supply voltage associated with the input port.

### **ELECTRICAL CHARACTERISTICS**

	DADAMETED	TEST COMPITIONS	V004	VOOR		$T_A = 25^{\circ}C$	;	−40°C to	85°C	
	PARAMETER	TEST CONDITIONS	VCCA	VCCB	MIN TYP		MAX	MIN	MAX	UNIT
V <sub>OHA</sub>		I <sub>OH</sub> = -20 μA	0.9 V to 3.6 V				0.9 x VCCA			V
V <sub>OLA</sub>		I <sub>O</sub> L = 20 μA	0.9 V to 3.6 V					0.2		V
V <sub>OHB</sub>		I <sub>OH</sub> = -20 μA		0.9 V to 3.6 V			0.9 x VCCB			V
V <sub>OLB</sub>		I <sub>OL</sub> = 20 μA	0.9 V to 3.6 V					0.2		V
l <sub>i</sub>	OE	V <sub>I</sub> = V <sub>CCI</sub> or GND	0.9 V to 3.6 V	0.9 V to 3.6 V			±1		±2	μA
	A port	V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6 V	0 V	0 V to 3.6 V			±1		±2	
off	B port	V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6 V	0.9 V to 3.6 V	0 V			±1		±2	μA
loz	A or B port	OE = GND	0.9 V to 3.6 V	0.9 V to 3.6 V			±1		±2	μA
I <sub>CCA</sub>		V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0	0.9 V to 3.6 V	0.9 V to 3.6 V					5	μA
І <sub>ссв</sub>		V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0	0.9 V to 3.6 V	0.9 V to 3.6 V					5	μA
l <sub>CCA</sub> +	I <sub>CCB</sub>	V <sub>I</sub> = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0	0.9 V to 3.6 V	0.9 V to 3.6 V					10	μA
CCZA		VI = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0, OE = GND	0.9 V to 3.6 V	0.9 V to 3.6 V					5	μΑ
I <sub>CCZB</sub>		VI = V <sub>CCI</sub> or GND, I <sub>O</sub> = 0, OE = GND	0.9 V to 3.6 V	0.9 V to 3.6 V					5	μA
Ci	OE		0.9 V to 3.6 V	0.9 V to 3.6 V		3				pF
^	A port		0.9 V to 3.6 V	0.9 V to 3.6 V		9				
C <sub>io</sub>	B port					12				pF

## **TIMING REQUIREMENTS**

		VCCA	VCCB	MIN MAX	UNIT
	C <sub>L</sub> = 15 pF	0.9 to 3.6 V	0.9 to 3.6 V	40	Mbps
	C <sub>L</sub> = 15 pF	1.2 to 3.6 V	1.2 to 3.6 V	100	Mbps
	C <sub>L</sub> = 15 pF	1.8 to 3.6 V	1.8 to 3.6 V	140	Mbps
Data rate	$C_L = 30 pF$	0.9 to 3.6 V	0.9 to 3.6 V	40	Mbps
Data Tate	$C_L = 30 \text{ pF}$	1.2 to 3.6 V	1.2 to 3.6 V	90	Mbps
	$C_L = 30 \text{ pF}$	1.8 to 3.6 V	1.8 to 3.6 V	120	Mbps
	$C_L = 50 \text{ pF}$	1.2 to 3.6 V	1.2 to 3.6 V	70	Mbps
	$C_L = 50 \text{ pF}$	1.8 to 3.6 V	1.8 to 3.6 V	100	Mbps



## **SWITCHING CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		VCCA	VCCB	MIN	TYP T <sub>A</sub> = 25°C	MAX	UNIT
	Α	В	C <sub>L</sub> = 15	0.9-3.6	0.9-3.6		18.9	62.5	
	А	В	C <sub>L</sub> = 15	1.2-3.6	1.2-3.6		7.5	15.5	
	Α	В	C <sub>L</sub> = 15	1.8-3.6	1.8-3.6		3.7	5.8	
	Α	В	C <sub>L</sub> = 30	0.9-3.6	0.9-3.6		19.5	64.5	
	Α	В	C <sub>L</sub> = 30	1.2-3.6	1.2-3.6		7.8	16.1	ns
	Α	В	C <sub>L</sub> = 30	1.8-3.6	1.8-3.6		3.8	6.1	
	Α	В	C <sub>L</sub> = 50	1.2-3.6	1.2-3.6		8	16.8	
	Α	В	C <sub>L</sub> = 50	1.8-3.6	1.8-3.6		4	6.5	
t <sub>pd</sub>	В	А	C <sub>L</sub> = 15	0.9-3.6	0.9-3.6		18.9	62.6	
	В	Α	C <sub>L</sub> = 15	1.2-3.6	1.2-3.6		7.5	15.4	
	В	Α	C <sub>L</sub> = 15	1.8-3.6	1.8-3.6		3.7	5.8	
	В	Α	$C_{L} = 30$	0.9-3.6	0.9-3.6		19.5	64.5	
	В	А	C <sub>L</sub> = 30	1.2-3.6	1.2-3.6		7.8	16.1	ns
	В	А	C <sub>L</sub> = 30	1.8-3.6	1.8-3.6		3.8	5.2	
	В	Α	C <sub>L</sub> = 50	1.2-3.6	1.2-3.6		8	16.9	
	В	Α	C <sub>L</sub> = 50	1.8-3.6	1.8-3.6		4	6.6	
	05	Α	C <sub>L</sub> = 15	0.9-3.6	0.9-3.6			504	
t <sub>en</sub>	OE	В	C <sub>L</sub> = 15	0.9-3.6	0.9-3.6			356	ns
	OF.	А	C <sub>L</sub> = 15	0.9-3.6	0.9-3.6			200	ns
t <sub>dis</sub>	OE	В	C <sub>L</sub> = 15	0.9-3.6	0.9-3.6			200	ns
t <sub>rB</sub> , t <sub>fB</sub>	B-port rise and fall times		C <sub>L</sub> = 15	0.9-3.6	0.9-3.6		2.95		ns
t <sub>s</sub> , t <sub>s</sub>	A-port rise and fall times		C <sub>L</sub> = 15	0.9-3.6	0.9-3.6		3.1		ns
t <sub>SK(O)</sub>	Channel-to-channel skew		C <sub>L</sub> = 15	0.9-3.6	0.9-3.6			0.5	ns

## **OPERATING CHARACTERISTICS**

 $T_{\Delta} = 25^{\circ}C$ 

	DADAMETED	TEST COMPITIONS	VCCA, VCCB 0.9 V to 3.6 V	LINUT	
	PARAMETER	TEST CONDITIONS	TYP	UNIT	
_	A-port input, B-port output		40	,r	
$C_{pdA}$	B-port input, A-port output	$C_L = 0$ , $f = 10$ MHz, $t_r = t_f = 1$ ns,	40	pF	
_	A-port input, B-port output	OE = V <sub>CCA</sub> (outputs enabled)	40		
$C_{pdB}$	B-port input, A-port output		40	pF	
_	A-port input, B-port output		0.01		
$C_{pdA}$	B-port input, A-port output	$C_L = 0$ , $f = 10$ MHz, $t_r = t_f = 1$ ns,	0.01	pF	
_	A-port input, B-port output	OE = GND (outputs disabled)	0.01		
$C_{pdB}$	B-port input, A-port output		0.01	pF	



#### PRINCIPLES OF OPERATION

## **Applications**

The TXB0302 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another.

#### **Architecture**

The TXB0302 architecture (see Figure 1) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0302 can maintain a high or low, but are designed to be weak, so that they can be over driven by an external driver when data on the bus starts flowing the opposite direction. The output one shots detect rising or falling edges on the A or B ports. During a rising edge, the one shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 35  $\Omega$  at  $V_{CCO} = 0.9$  V to 1.1 V, 25  $\Omega$  at  $V_{CCO} = 1.2$  V to 3.3 V.





Figure 1. Architecture of TXB0302 I/O Cell

### **Input Driver Requirements**

Typical  $I_{IN}$  vs  $V_{IN}$  characteristics of the TXB0302 are shown in Figure 2. For proper operation, the device driving the data I/Os of the TXB0302 must have drive strength of at least  $\pm 3$  mA.





- (1) V<sub>T</sub> is the input threshold voltage of the TXB0302 (typical VCCI/2).
- (2) VD is the supply voltage of the external driver.

Figure 2. Typical I<sub>IN</sub> vs V<sub>IN</sub> Curve

### **Power Up**

There is no requirement for the power sequence. During operation, TXB0302 can work at both  $V_{CCA} \le V_{CCB}$  and  $V_{CCA} \ge V_{CCB}$ , During power-up sequencing, any power supply can be ramped up first. The TXB0302 has circuitry that disables all output ports when either  $V_{CC}$  is switched off ( $V_{CCA/B} = 0$  V).

### **Enable and Disable**

The TXB0302 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time ( $t_{dis}$ ) indicates the delay between when OE goes low and when the outputs actually get disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

### Pullup or Pulldown Resistor on I/O Lines

The TXB0302 is designed to drive capacitive loads of up to 50 pF. The output drivers of the TXB0302 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 20 k $\Omega$  to ensure that they do not contend with the output drivers of the TXB0302. but if the receiver is integrated with the smaller pull down or pull up resistor, below formula can be used for estimation to evaluate the Voh and Vol.

$$V_{ol} = V_{ccout} \times \frac{1.5k\Omega}{1.5k\Omega + R_{pu}}$$
 (1)

$$V_{oh} = V_{CCout} \times \frac{R_{pd}}{1.5k\Omega + R_{pd}}$$
(2)


For the same reason, the TXB0302 should not be used in applications such as I<sup>2</sup>C or 1-Wire where an opendrain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators.

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated



#### PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z<sub>O</sub> = 50 Ω, dv/dt ≥ 1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E. V<sub>CCI</sub> is the V<sub>CC</sub> associated with the input port.
- F.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuits and Voltage Waveforms



## **REVISION HISTORY**

Changes from Original (March 2012) to Revision A	Page
Added package pin out diagram notes.	1
Changes from Revision A (May 2012) to Revision B	Page
Added Application Information Section	5

Submit Documentation Feedback



# PACKAGE OPTION ADDENDUM

20-May-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	U	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TXB0302DQMR	ACTIVE	X2SON	DQM	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	77A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 9-Oct-2015

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0302DQMR	X2SON	DQM	8	3000	180.0	9.5	1.4	2.0	0.5	4.0	8.0	Q1

www.ti.com 9-Oct-2015



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0302DQMR	X2SON	DQM	8	3000	184.0	184.0	19.0




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



# DQM (R-PX2SON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- D. Customers should contact their board fabrication site for recommended solder mask tolerances.





## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TXB0302DQMR	ACTIVE	X2SON	DQM	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	77A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 24-Jul-2020

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0302DQMR	X2SON	DQM	8	3000	180.0	9.5	1.4	2.0	0.5	4.0	8.0	Q1

www.ti.com 24-Jul-2020



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0302DQMR	X2SON	DQM	8	3000	184.0	184.0	19.0




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



# DQM (R-PX2SON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- D. Customers should contact their board fabrication site for recommended solder mask tolerances.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated