
SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

- Meets or Exceeds the Requirements of TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27
- Recommended for PROFIBUS Applications
- Operates at Data Rates up to 35 MBaud
- Operating Temperature Range ...-25°C to 85°C
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply-Current Requirement
  ... 30 mA Max
- Wide Positive and Negative Input/Output Bus-Voltage Ranges
- Thermal-Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Hysteresis
- Glitch-Free Power-Up and Power-Down Protection
- Receiver Open-Circuit Fail-Safe Design
- Package Options Include Plastic Small-Outline (D) Package and (P) DIPs

#### D<sup>†</sup> OR P PACKAGE (TOP VIEW)



†The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN65ALS1176DR).

## description

The SN65ALS1176 differential bus transceiver is designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and meets TIA/EIA-422-B, TIA/EIA-485-A, and ITU Recommendations V.11 and X.27.

The SN65ALS1176 combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus when the driver is disabled or  $V_{CC} = 0$ . This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The SN65ALS1176 is characterized for operation from -25°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## **Function Tables**

#### **DRIVERS**

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	Н
×	L	Z	Z

#### **RECEIVER**

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{1D} < 0.2 \text{ V}$	L	?
$V_{ID} \leq -0.2 V$	L	L
X	Н	Z
Inputs open	L	Н


H = high level, L = low level, X = irrelevant,

# logic symbol†

# 


† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



<sup>? =</sup> Indeterminate, Z = high impedance (off)

## schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Voltage range at any bus terminal	–7 V to 12 V
Enable input voltage, V <sub>I</sub>	5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	97°C/W
P package	85°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>sta</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Input voltage at any bus terminal (separately or common mode), V <sub>I</sub> or V <sub>IC</sub>				12	V
Imput voltage at any bus terminal (separately of common mode), vp or vpc				-7	V
High-level input voltage, VIH	D, DE, and RE	2			V
Low-level input voltage, V <sub>IL</sub>	D, DE, and RE			0.8	V
Differential input voltage, V <sub>ID</sub> (see Note 3)				±12	V
High-level output current, IOH	Driver			-60	mA
I riightievel output current, IOH	Receiver			-400	μΑ
Low level output current lev	Driver			60	mA
Low-level output current, IOL	Receiver			8	IIIA
Operating free-air temperature, T <sub>A</sub>	-	-25		85	°C

NOTE 3: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

#### **DRIVER SECTION**

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	DITIONS†	MIN	TYP‡	MAX	UNIT	
VIK	Input clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V	
٧o	Output voltage	I <sub>O</sub> = 0		0		6	V	
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0		1.5		6	V	
11/1 1	Differential autout valle as	$R_L = 100 \Omega$ ,	See Figure 1	1/2 V <sub>OD 1</sub> c	or 2§		V	
IVOD2l	Differential output voltage	$R_L = 54 \Omega$ ,	See Figure 1	2.1	2.5	5	V	
V <sub>OD3</sub>	Differential output voltage	$V_{test} = -7 V to 12 V$ ,	See Figure 2	1.5		5	V	
Δ  VOD	Change in magnitude of differential output voltage¶					±0.2	V	
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			3 -1	٧	
∆  V <sub>OC</sub>	Change in magnitude of common-mode output voltage¶					±0.2	V	
l a	Output current	Outputs disabled,	V <sub>O</sub> = 12 V			1	mA	
Ю	Output current	See Note 4	$V_O = -7 \text{ V}$			-0.8	IIIA	
I <sub>IH</sub>	High-level input current	V <sub>I</sub> = 2.4 V				20	μΑ	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μΑ	
		V <sub>O</sub> = -4 V				-250		
1	Chart aircuit autaut aurrant#	V <sub>O</sub> = 0				-150	mA	
los	Short-circuit output current#	VO = VCC			250	0 111A		
		VO = 8 V			250			
loo	Supply current	No load	Outputs enabled		23	30	30 26 mA	
ICC	Supply current	INO IOAU	Outputs disabled		19	26		

<sup>†</sup> The power-off measurement in TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

NOTE 4: This applies for both power on and power off; refer to TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> The minimum  $V_{OD2}$  with a 100- $\Omega$  load is either 1/2  $V_{OD1}$  or 2 V, whichever is greater.

 $<sup>\</sup>P_{\Delta}|V_{OD}|$  and  $\Delta|V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$ , respectively, that occur when the input is changed from one logic state to the other.

<sup>#</sup> Duration of the short circuit should not exceed one second for this test.

SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST CO	MIN	TYP†	MAX	UNIT	
td(OD)	Differential output delay time					15	ns
t <sub>sk(p)</sub>	Pulse skew <sup>‡</sup>	$R_L = 54 \Omega$ , See Figure 3	$C_L = 50 \text{ pF},$		0	2	ns
t <sub>t</sub> (OD)	Differential output transition time	Goo'r iguro o			8		ns
<sup>t</sup> PZH	Output enable time to high level	$R_L$ = 110 Ω, See Figure 4	$C_L = 50 \text{ pF},$			80	ns
tPZL	Output enable time to low level	R <sub>L</sub> = 110 $\Omega$ , See Figure 5	$C_L = 50 \text{ pF},$			30	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L$ = 110 Ω, See Figure 4	$C_L = 50 \text{ pF},$			50	ns
<sup>t</sup> PLZ	Output disable time from low level	$R_L$ = 110 Ω, See Figure 5	C <sub>L</sub> = 50 pF,			30	ns

#### **SYMBOL EQUIVALENTS**

DATA-SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
Vo	$V_{oa}, V_{ob}$	V <sub>oa</sub> , V <sub>ob</sub>
IV <sub>OD1</sub> I	Vo	V <sub>O</sub>
IV <sub>OD2</sub>	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
IV <sub>OD3</sub> I	None	V <sub>t</sub> (test termination measurement 2)
Δ V <sub>OD</sub>	$  V_t  -  \overline{V}_t  $	$  V_t  -  \overline{V}_t  $
Voc	V <sub>os</sub>	V <sub>os</sub>
∆  VOC	$ V_{OS} - \overline{V}_{OS} $	$ V_{OS} - \overline{V}_{OS} $
los	I <sub>sa</sub>  ,  I <sub>sb</sub>	None
I <sub>O</sub>	I <sub>xa</sub>  ,  I <sub>xb</sub>	l <sub>ia</sub> , l <sub>ib</sub>

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ Pulse skew is defined as the |tp<sub>LH</sub> - tp<sub>HL</sub>| of each channel of the same device.

SLLS295A - APRIL 1998 - REVISED DECEMBER 1999

#### RECEIVER SECTION

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	V <sub>O</sub> = 2.7 V,	$I_{O} = -0.4 \text{ mA}$			0.2	V
VIT-	Negative-going input threshold voltage	V <sub>O</sub> = 0.5 V,	IO = 8 mA	-0.2‡			V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> –)				60		mV
VIK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон	High-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 6	$I_{OH} = -400  \mu A$ ,	2.7			V
VOL	Low-level output voltage	V <sub>ID</sub> = -200 mV, See Figure 6	I <sub>OL</sub> = 8 mA,			0.45	V
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	V			±20	μΑ
M	Line input current	Other input = 0 V,	V <sub>I</sub> = 12 V			1	mA
٧ <sub>I</sub>	Line input current	See Note 5	V <sub>I</sub> = -7 V			-0.8	mA
lιΗ	High-level-enable input current	V <sub>IH</sub> = 2.7 V	-			20	μΑ
IJL	Low-level-enable input current	V <sub>IL</sub> = 0.4 V				-100	μΑ
rį	Input resistance			12	20		kΩ
los	Short-circuit output current	V <sub>ID</sub> = 200 mV,	V <sub>O</sub> = 0	-15		-85	mA
laa	Cumply ourrent	Nolood	Outputs enabled		23	30	A
ICC	Supply current	No load	Outputs disabled		19	26	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature range

	PARAMETER	TEST COND	MIN	TYP†	MAX	UNIT	
t <sub>pd</sub>	Propagation time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	C <sub>L</sub> = 15 pF,			25	ns
t <sub>sk(p)</sub>	Pulse skew§	See Figure 7			0	2	ns
<sup>t</sup> PZH	Output enable time to high level				11	18	ns
tPZL	Output enable time to low level	C: 45 pF	Coo Figure 0		11	18	ns
<sup>t</sup> PHZ	Output disable time from high level	C <sub>L</sub> = 15 pF,	See Figure 8			50	ns
tPLZ	Output disable time from low level					30	ns

 $<sup>^{\</sup>dagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 5: This applies for both power on and power off. Refer to TIA/EIA-485-A for exact conditions.

<sup>§</sup> Pulse skew is defined as the |tplH - tpHL| of each channel of the same device.




Figure 1. Driver V<sub>OD2</sub> and V<sub>OC</sub> Test Circuit






Figure 2. Driver  $V_{OD3}$  Test Circuit



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O = 50 \Omega$ .
- C.  $t_{d(OD)} = t_{d(ODH)}$  or  $t_{d(ODL)}$


Figure 3. Driver Differential-Output Delay and Transition Times



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns

Figure 4. Driver Enable and Disable Times



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{f} \leq$  6 ns,  $t_{f} \leq$  6 ns,  $t_{O} = 50 \Omega$ .

Figure 5. Driver Enable and Disable Times






Figure 6. Receiver  $V_{\mbox{OH}}$  and  $V_{\mbox{OL}}$  Test Circuit



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_r \leq$  6 ns,  $t_f \leq$  6 ns,  $T_{CO} = 50 \Omega$
- C.  $t_{pd} = t_{PLH}$  or  $t_{PHL}$

Figure 7. Receiver Propagation-Delay Times




NOTES: A.  $\,C_L\,$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  8 ns,  $t_f \leq$  8 ns,  $t_f \leq$  9 ns

Figure 8. Receiver Output Enable and Disable Times



# **APPLICATION INFORMATION**



NOTE A: The line should terminate at both ends in its characteristic impedance ( $R_T = Z_O$ ). Stub lengths off the main line should be kept as short as possible.

**Figure 9. Typical Application Circuit** 



# PACKAGE OPTION ADDENDUM

24-Apr-2015

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN65ALS1176D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	6A1176	Samples
SN65ALS1176DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	6A1176	Samples
SN65ALS1176DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	6A1176	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, Tl Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

24-Apr-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65ALS1176DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





#### \*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN65ALS1176DR	SOIC	D	8	2500	340.5	338.1	20.6

# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.