

Sample &

Buy





SCLS226K-OCTOBER 1995-REVISED JULY 2014

SNx4AHC244 Octal Buffers/Drivers With 3-State Outputs

Technical

Documents


1 Features


- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- Network Switches
- Power Infrastructures
- PCs and Notebooks
- Wearable Health and Fitness Devices
- Tests and Measurements

4 Simplified Schematic





3 Description

Tools &

Software

These octal buffers and drivers are designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

Support &

Community

20

| Device Information ⁽¹⁾ | | | | | | | |
|-----------------------------------|------------|--------------------|--|--|--|--|--|
| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | | | |
| | SSOP (20) | 7.20 mm × 5.30 mm | | | | | |
| | SOIC (20) | 12.80 mm × 7.50 mm | | | | | |
| SNx4AHC244 | PDIP (20) | 24.33 mm × 6.35 mm | | | | | |
| | TSSOP (20) | 12.60 mm × 5.30 mm | | | | | |
| | VQFN (20) | 4.50 mm × 3.50 mm | | | | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.




Table of Contents

| 1 | Feat | ures 1 |
|---|------|------------------------------------|
| 2 | Арр | lications 1 |
| 3 | Des | cription 1 |
| 4 | Sim | plified Schematic1 |
| 5 | | ision History2 |
| 6 | | Configuration and Functions |
| 7 | | cifications 4 |
| | 7.1 | Absolute Maximum Ratings 4 |
| | 7.2 | Handling Ratings 4 |
| | 7.3 | Recommended Operating Conditions 4 |
| | 7.4 | Thermal Information 5 |
| | 7.5 | Electrical Characteristics5 |
| | 7.6 | Switching Characteristics 6 |
| | 7.7 | Switching Characteristics 6 |
| | 7.8 | Noise Characteristics |
| | 7.9 | Operating Characteristics7 |
| | 7.10 | Typical Characteristics 7 |
| 8 | Para | ameter Measurement Information |

| 9 | Deta | iled Description | 9 |
|----|------|--|----|
| | 9.1 | Overview | 9 |
| | 9.2 | Functional Block Diagram | 9 |
| | 9.3 | Feature Description | 9 |
| | 9.4 | Device Functional Modes | 9 |
| 10 | Арр | lication and Implementation | 10 |
| | 10.1 | Application Information | 10 |
| | 10.2 | Typical Application | 10 |
| 11 | Pow | er Supply Recommendations | 11 |
| 12 | Lay | out | 11 |
| | 12.1 | Layout Guidelines | 11 |
| | 12.2 | Layout Example | 11 |
| 13 | Dev | ice and Documentation Support | 12 |
| | 13.1 | Related Links | 12 |
| | 13.2 | Trademarks | 12 |
| | 13.3 | Electrostatic Discharge Caution | 12 |
| | 13.4 | Glossary | 12 |
| 14 | | hanical, Packaging, and Orderable mation | 12 |

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| CI | hanges from Revision J (July 2003) to Revision K | Page |
|----|--|------|
| • | Updated document to new TI data sheet format | 1 |
| • | Removed Ordering Information table. | 1 |
| • | Added Military Disclaimer to Features list. | 1 |
| • | Added Applications. | 1 |
| • | Added Pin Functions table | 3 |
| • | Added Handling Ratings table | 4 |
| • | Changed MAX ambient temperature in Recommended Operating Conditions table. | 4 |
| • | Added Thermal Information table. | 5 |
| • | Added Typical Characteristics. | 7 |

www.ti.com

2



SN54AHC244, SN74AHC244 SCLS226K-OCTOBER 1995-REVISED JULY 2014

www.ti.com

6 Pin Configuration and Functions

SN54AHC244 . . . J OR W PACKAGE SN74AHC244 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)

| | • | , |
|--|---------|--|
| 1OE 1A1 2Y4 1A2 2Y3 1A3 | 4 5 | 20 V _{CC} 19 2OE 18 1Y1 17 2A4 16 1Y2 15 2A3 |
| 2Y2 1A4 | | 14 1Y3 13 2A2 |
| 2Y1 GND | 9 10 | 12] 1Y4 11] 2A1 |

SN54AHC244 . . . FK PACKAGE (TOP VIEW)

| | 2Y4 1A1 1 <u>0E</u> 2 <u>0E</u> 2 <u>0E</u> | |
|-------------------|---|-------------------|
| 1A2 2Y3 1A3 | $\begin{bmatrix} 3 & 2 & 1 & 20 & 19 \\ 4 & & & 18 \\ 5 & & & 17 \\ 6 & & & 16 \end{bmatrix}$ | 1Y1 2A4 1Y2 |
| 2Y2 1A4 |] 7 15[] 8 14[9 10 11 12 13 | 2A3 1Y3 |
| | 2Y1 GND 2A1 1Y4 2A2 | |

Pin Functions

| PIN NO. NAME | | I/O | DESCRIPTION | | | | |
|-----------------|-----------------|-----|-----------------|--|--|--|--|
| | | 1/0 | DESCRIPTION | | | | |
| 1 | 1 0E | I | Output Enable 1 | | | | |
| 2 | 1A1 | I | 1A1 Input | | | | |
| 3 | 2Y4 | 0 | 2Y4 Output | | | | |
| 4 | 1A2 | I | 1A2 Input | | | | |
| 5 | 2Y3 | 0 | 2Y3 Output | | | | |
| 6 | 1A3 | I | 1A3 Input | | | | |
| 7 | 2Y2 | 0 | 2Y2 Output | | | | |
| 8 | 1A4 | I | 1A4 Input | | | | |
| 9 | 2Y1 | 0 | 2Y1 Output | | | | |
| 10 | GND | _ | Ground pin | | | | |
| 11 | 2A1 | I | 2A1 Input | | | | |
| 12 | 1Y4 | 0 | 1Y4 Output | | | | |
| 13 | 2A2 | I | 2A2 Input | | | | |
| 14 | 1Y3 | 0 | 1Y3 Output | | | | |
| 15 | 2A3 | I | 2A3 Input | | | | |
| 16 | 1Y2 | 0 | 1Y2 Output | | | | |
| 17 | 2A4 | I | 2A4 Input | | | | |
| 18 | 1Y1 | 0 | 1Y1 Output | | | | |
| 19 | 2 0E | I | Output Enable 2 | | | | |
| 20 | VCC | — | Power Pin | | | | |

SCLS226K-OCTOBER 1995-REVISED JULY 2014

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|-----------------|---|-----------------------------------|------|-----------------------|------|
| V _{CC} | Supply voltage range | | -0.5 | 7 | V |
| VI | /I Input voltage range ⁽²⁾ | | -0.5 | 7 | V |
| Vo | Output voltage range ⁽³⁾ | | | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V ₁ < 0 | | -20 | mA |
| I _{OK} | Output clamp current | V_{O} < 0 or V_{O} > V_{CC} | | ±20 | mA |
| Ι _Ο | Continuous output current | $V_{O} = 0$ to V_{CC} | | ±25 | mA |
| | Continuous current through each V_{CC} or GND | | | ±50 | mA |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

7.2 Handling Ratings

| | | | MIN | MAX | UNIT |
|--------------------|--------------------------|--|-----|------|------|
| T _{stg} | Storage temperature rang | Storage temperature range | | | °C |
| V _(ESD) | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | | 1500 | M |
| | | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾ | 0 | 2000 | V |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | SN54AH | C244 | SN74AH | C244 | | |
|-----------------|------------------------------------|--|--------|--|--------|-----------------|------|--|
| | | | MIN | MAX | MIN | MAX | UNIT | |
| V _{CC} | Supply voltage | | 2 | 5.5 | 2 | 5.5 | V | |
| | | $V_{CC} = 2 V$ | 1.5 | | 1.5 | | | |
| V _{IH} | High-level input voltage | $V_{CC} = 3 V$ | 2.1 | | 2.1 | | V | |
| | | $V_{CC} = 5.5 V$ | 3.85 | | 3.85 | | | |
| VIL | | $V_{CC} = 2 V$ | | 0.5 | | 0.5 | | |
| | Low level input voltage | $V_{CC} = 3 V$ | | 0.9 | | 0.9 | V | |
| | | $V_{CC} = 5.5 V$ | | 1.65 | | 1.65 | | |
| VI | Input voltage | | 0 | 5.5 | 0 | 5.5 | V | |
| Vo | Output voltage | | 0 | V _{CC} | 0 | V _{CC} | V | |
| | | $V_{CC} = 2 V$ | | -50 | | -50 | μA | |
| I _{OH} | High-level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | -4 | | -4 | | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | ШA | | | |
| | | $V_{CC} = 2 V$ | | 50 | | 50 | μA | |
| I _{OL} | Low level output current | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | 4 | | 4 | | |
| | | $V_{CC} = 5 V \pm 0.5 V$ | | 8 | | 8 | mA | |
| | land the site size of fall sets | $V_{CC} = 3.3 V \pm 0.3 V$ | | 100 | | 100 | | |
| Δt/Δv | Input transition rise or fall rate | $V_{CC} = 5 V \pm 0.5 V$ | | 20 | | 20 | ns/V | |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 125 | °C | |

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

www.ti.com

7.4 Thermal Information

| | | SN74AHCT244 | | | | | | |
|-----------------------|--|-------------|---------|---------|---------|---------|---------|-------|
| | THERMAL METRIC ⁽¹⁾ | DB | DGV | DW | N | NS | PW | UNIT |
| | | 20 PINS | 20 PINS | 20 PINS | 20 PINS | 20 PINS | 20 PINS | |
| $R_{\theta J A}$ | Junction-to-ambient thermal resistance | 99.9 | 119.2 | 83.0 | 54.9 | 80.4 | 105.4 | |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 61.7 | 34.5 | 48.9 | 41.7 | 46.9 | 39.5 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 55.2 | 60.7 | 50.5 | 35.8 | 47.9 | 56.4 | °C/W |
| Ψյт | Junction-to-top characterization parameter | 22.6 | 1.2 | 21.1 | 27.9 | 19.9 | 3.1 | °C/vv |
| Ψ _{JB} | Junction-to-board characterization parameter | 54.8 | 60.0 | 50.1 | 35.7 | 47.5 | 55.8 | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | n/a | n/a | n/a | n/a | n/a | n/a | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETED | TEST CONDITIONS | V | T _A = 25°C | | | SN54AHC244 | | SN74AHC244 | | UNIT |
|-----------------|--|-----------------|-----------------------|-----|-------|------------|-------------------|------------|------|------|
| PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | | 2 V | 1.9 | 2 | | 1.9 | | 1.9 | | |
| | I _{OH} = -50 μA | 3 V | 2.9 | 3 | | 2.9 | | 2.9 | | |
| V _{OH} | | 4.5 V | 4.4 | 4.5 | | 4.4 | | 4.4 | | V |
| | $I_{OH} = -4 \text{ mA}$ | 3 V | 2.58 | | | 2.48 | | 2.48 | | |
| | $I_{OH} = -8 \text{ mA}$ | 4.5 V | 3.94 | | | 3.8 | | 3.8 | | |
| | | 2 V | | | 0.1 | | 0.1 | | 0.1 | |
| | I _{OL} = 50 μA | 3 V | | | 0.1 | | 0.1 | | 0.1 | |
| V _{OL} | | 4.5 V | | | 0.1 | | 0.1 | | 0.1 | V |
| | $I_{OL} = 4 \text{ mA}$ | 3 V | | | 0.36 | | 0.5 | | 0.44 | |
| | I _{OL} = 8 mA | 4.5 V | | | 0.36 | | 0.5 | | 0.44 | |
| l _i | $V_{I} = 5.5 V \text{ or GND}$ | 0 V to 5.5 V | | | ±0.1 | | ±1 ⁽¹⁾ | | ±1 | μA |
| I _{OZ} | | 5.5 V | | | ±0.25 | | ±2.5 | | ±2.5 | μA |
| I _{CC} | $V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$ | 5.5 V | | | 4 | | 40 | | 40 | μA |
| Ci | $V_{I} = V_{CC}$ or GND | 5 V | | 2 | 10 | | | | 10 | pF |
| Co | $V_{O} = V_{CC}$ or GND | 5 V | <u>.</u> | 3.5 | | | | <u>.</u> | | pF |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0$ V.

SN54AHC244, SN74AHC244

SCLS226K-OCTOBER 1995-REVISED JULY 2014

www.ti.com

7.6 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 3)

| | FROM | то | LOAD | | T _A = 25°C | ; | SN54A | IC244 | SN74AH | C244 | |
|--------------------|---------|----------|------------------------|-----|-----------------------|---------------------|------------------|---------------------|--------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| t _{PLH} | A | Y | C _ 15 pE | | 5.8 ⁽¹⁾ | 8.4 ⁽¹⁾ | 1 ⁽¹⁾ | 10 ⁽¹⁾ | 1 | 10 | 20 |
| t _{PHL} | A | T | C _L = 15 pF | | 5.8 ⁽¹⁾ | 8.4 ⁽¹⁾ | 1 ⁽¹⁾ | 10 ⁽¹⁾ | 1 | 10 | ns |
| t _{PZH} | OE | Y | C _ 15 pE | | 6.6 ⁽¹⁾ | 10.6 ⁽¹⁾ | 1 ⁽¹⁾ | 12.5 ⁽¹⁾ | 1 | 12.5 | 20 |
| t _{PZL} | UE | ř | C _L = 15 pF | | 6.6 ⁽¹⁾ | 10.6 ⁽¹⁾ | 1 ⁽¹⁾ | 12.5 ⁽¹⁾ | 1 | 12.5 | ns |
| t _{PHZ} | OE | Y | C _L = 15 pF | | 5 ⁽¹⁾ | 9.7 ⁽¹⁾ | 1 ⁽¹⁾ | 11 ⁽¹⁾ | 1 | 11 | 20 |
| t _{PLZ} | UE | ř | | | 5 ⁽¹⁾ | 9.7 ⁽¹⁾ | 1 ⁽¹⁾ | 11 ⁽¹⁾ | 1 | 11 | ns |
| t _{PLH} | A | Y | 0 50 5 | | 8.3 | 11.9 | 1 | 13.5 | 1 | 13.5 | 20 |
| t _{PHL} | A | ř | $C_L = 50 \text{ pF}$ | | 8.3 | 11.9 | 1 | 13.5 | 1 | 13.5 | ns |
| t _{PZH} | OE | Y | | | 9.1 | 14.1 | 1 | 16 | 1 | 16 | 20 |
| t _{PZL} | UE | ř | $C_L = 50 \text{ pF}$ | | 9.1 | 14.1 | 1 | 16 | 1 | 16 | ns |
| t _{PHZ} | OE | Y | C = 50 pc | | 10.3 | 14 | 1 | 16 | 1 | 16 | 20 |
| t _{PLZ} | UE | ř | C _L = 50 pF | | 10.3 | 14 | 1 | 16 | 1 | 16 | ns |
| t _{sk(o)} | | | C _L = 50 pF | | | 1.5 ⁽²⁾ | | | | 1.5 | ns |

On products compliant to MIL-PRF-38535, this parameter is not production tested.
 On products compliant to MIL-PRF-38535, this parameter does not apply.

7.7 Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 5 V \pm 0.5 V$ (unless otherwise noted) (see Figure 3)

| | FROM | то | LOAD | T | _A = 25°C | | SN54AI | HC244 | SN74AH | IC244 | | | | |
|--------------------|---------|--------------|------------------------|------------------------|------------------------|------------------------|------------------|--------------------|--------|-------|------|---|------|-----|
| PARAMETER | (INPUT) | (OUTPU T) | CAPACITANCE | MIN | ТҮР | МАХ | MIN | МАХ | MIN | МАХ | UNIT | | | |
| t _{PLH} | А | Y | C _I = 15 pF | | 3.9 ⁽¹⁾ | 5.5 ⁽¹⁾ | 1 ⁽¹⁾ | 6.5 ⁽¹⁾ | 1 | 6.5 | 20 | | | |
| t _{PHL} | A | T | 0 _L = 15 pr | | 3.9 ⁽¹⁾ | 5.5 ⁽¹⁾ | 1 ⁽¹⁾ | 6.5 ⁽¹⁾ | 1 | 6.5 | ns | | | |
| t _{PZH} | OE | Y | C _L = 15 pF | | 4.7 ⁽¹⁾ | 7.3 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 ⁽¹⁾ | 1 | 8.5 | 20 | | | |
| t _{PZL} | UE | I | 0L = 15 pr | | 4.7 ⁽¹⁾ | 7.3 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 ⁽¹⁾ | 1 | 8.5 | ns | | | |
| t _{PHZ} | OE | Y | C _L = 15 pF | | 5 ⁽¹⁾ | 7.2 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 ⁽¹⁾ | 1 | 8.5 | ns | | | |
| t _{PLZ} | OL | I | 0L = 15 pr | | 5 ⁽¹⁾ | 7.2 ⁽¹⁾ | 1 ⁽¹⁾ | 8.5 ⁽¹⁾ | 1 | 8.5 | 8.5 | | | |
| t _{PLH} | А | Y | C ₁ = 50 pF | | 5.4 | 7.5 | 1 | 8.5 | 1 | 8.5 | ns | | | |
| t _{PHL} | Λ | I | 0L = 30 pi | | 5.4 | 7.5 | 1 | 8.5 | 1 | 8.5 | 115 | | | |
| t _{PZH} | OE | Y | C _L = 50 pF | | 6.2 | 9.3 | 1 | 10.5 | 1 | 10.5 | ns | | | |
| t _{PZL} | OL | I | $O_L = 50 \text{ pr}$ | 0 _L = 30 pi | 0 _L = 30 pi | Ο _L = 50 pr | | 6.2 | 9.3 | 1 | 10.5 | 1 | 10.5 | 115 |
| t _{PHZ} | OE | Y | C ₁ = 50 pF | | 6.7 | 9.2 | 1 | 10.5 | 1 | 10.5 | ns | | | |
| t _{PLZ} | 0L | I | 0 _L = 30 pr | | 6.7 | 9.2 | 1 | 10.5 | 1 | 10.5 | 115 | | | |
| t _{sk(o)} | | | C _L = 50 pF | | | 1 ⁽²⁾ | | | | 1 | ns | | | |

On products compliant to MIL-PRF-38535, this parameter is not production tested. (1)

On products compliant to MIL-PRF-38535, this parameter does not apply. (2)



www.ti.com

7.8 Noise Characteristics

 $V_{CC} = 5 \text{ V}, \text{ } C_{L} = 50 \text{ pF}, \text{ } T_{A} = 25^{\circ}\text{C} \text{ (See}^{(1)})$

| | PARAMETER | SN74AHC244 | | | | | |
|--------------------|---|------------|------|-----|------|--|--|
| | PARAMETER | MIN | ТҮР | MAX | UNIT | | |
| V _{OL(P)} | Quiet output, maximum dynamic V _{OL} | | 0.5 | | V | | |
| V _{OL(V)} | Quiet output, minimum dynamic V _{OL} | | -0.2 | | V | | |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 4.8 | | V | | |
| V _{IH(D)} | High-level dynamic input voltage | 3.5 | | | V | | |
| V _{IL(D)} | Low-level dynamic input voltage | | | 1.5 | V | | |


(1) Characteristics are for surface-mount packages only.

7.9 Operating Characteristics

 V_{CC} = 5 V, T_A = 25°C

| | PARAMETER | TEST CO | NDITIONS | TYP | UNIT |
|-----------------|-------------------------------|----------|-----------|-----|------|
| C _{pd} | Power dissipation capacitance | No load, | f = 1 MHz | 8.6 | pF |


7.10 Typical Characteristics



SN54AHC244, SN74AHC244 SCLS226K-OCTOBER 1995-REVISED JULY 2014

www.ti.com

8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

8



www.ti.com

9 Detailed Description

9.1 Overview

The SNx4AHC244 devices are organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagram




Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- V_{CC} is optimized at 5 V
- Allows down voltage translation
 - Inputs accept V_{IH} levels of 5.5 V
- Slow edge rates minimize output ringing

9.4 Device Functional Modes

Table 1. Function Table (Each 4-Bit Buffer/Driver)

| INP | INPUTS | | | | | |
|-----|--------|---|--|--|--|--|
| OE | Α | Y | | | | |
| L | Н | Н | | | | |
| L | L | L | | | | |
| н | Х | Z | | | | |

SN54AHC244, SN74AHC244

SCLS226K-OCTOBER 1995-REVISED JULY 2014

10 Application and Implementation

10.1 Application Information

The SNx4AHC244 is a low drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can except voltages to 5.5 V at any valid V_{CC} making it ideal for down translation.

10.2 Typical Application




Figure 5. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- Recommended input conditions
 - Specified high and low levels. See (V_{IH} and V_{IL}) in *Recommended Operating Conditions*.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- Recommend output conditions
 - Load currents should not exceed 25 mA per output and 50 mA total for the part
 - Outputs should not be pulled above V_{CC}



www.ti.com

Typical Application (continued) 10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple VCC pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 7 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the logic.

12.2 Layout Example




Figure 7. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|------------|----------------|--------------|------------------------|---------------------|------------------------|
| SN54AHC244 | Click here | Click here | Click here | Click here | Click here |
| SN74AHC244 | Click here | Click here | Click here | Click here | Click here |

Table 2. Related Links

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Mar-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | • | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|---------|----------------------------|------------------|--------------------|--------------|--|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| 5962-9678201Q2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 9678201Q2A SNJ54AHC 244FK | Samples |
| 5962-9678201QRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9678201QR A SNJ54AHC244J | Samples |
| 5962-9678201QSA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9678201QS A SNJ54AHC244W | Samples |
| 5962-9678201VRA | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9678201VR A SNV54AHC244J | Samples |
| 5962-9678201VSA | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9678201VS A SNV54AHC244W | Samples |
| SN74AHC244DBR | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244DBRE4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244DGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244DW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC244 | Samples |
| SN74AHC244DWE4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC244 | Samples |
| SN74AHC244DWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC244 | Samples |
| SN74AHC244DWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC244 | Samples |
| SN74AHC244DWRG4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC244 | Samples |
| SN74AHC244N | ACTIVE | PDIP | Ν | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74AHC244N | Samples |



PACKAGE OPTION ADDENDUM

17-Mar-2017

| Orderable Device | Status | Package Type | • | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|-------------------|--------------------|--------------|--|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74AHC244NE4 | ACTIVE | PDIP | Ν | 20 | 20 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | -40 to 85 | SN74AHC244N | Samples |
| SN74AHC244NSR | ACTIVE | SO | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | AHC244 | Samples |
| SN74AHC244PW | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244PWE4 | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244PWG4 | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244PWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244PWRE4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SN74AHC244PWRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 85 | HA244 | Samples |
| SNJ54AHC244FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type | -55 to 125 | 5962- 9678201Q2A SNJ54AHC 244FK | Samples |
| SNJ54AHC244J | ACTIVE | CDIP | J | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9678201QR A SNJ54AHC244J | Samples |
| SNJ54AHC244W | ACTIVE | CFP | W | 20 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 5962-9678201QS A SNJ54AHC244W | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Mar-2017

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC244, SN54AHC244-SP, SN74AHC244 :

- Catalog: SN74AHC244, SN54AHC244
- Automotive: SN74AHC244-Q1, SN74AHC244-Q1
- Enhanced Product: SN74AHC244-EP, SN74AHC244-EP
- Military: SN54AHC244
- Space: SN54AHC244-SP

NOTE: Qualified Version Definitions:



17-Mar-2017


- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74AHC244DBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74AHC244DGVR | TVSOP | DGV | 20 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |
| SN74AHC244DWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74AHC244NSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74AHC244PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

12-Jul-2018



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74AHC244DBR | SSOP | DB | 20 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74AHC244DGVR | TVSOP | DGV | 20 | 2000 | 367.0 | 367.0 | 35.0 |
| SN74AHC244DWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74AHC244NSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74AHC244PWR | TSSOP | PW | 20 | 2000 | 364.0 | 364.0 | 27.0 |

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only.
 E. Falls within Mil-Std 1835 GDFP2-F20



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated