

High Voltage, Latch-up Proof, 4-Channel Multiplexer

Data Sheet ADG5404

FEATURES

Latch-up proof 8 kV HBM ESD rating Low on resistance ($<10~\Omega$) $\pm9~V$ to $\pm22~V$ dual-supply operation 9 V to 40 V single-supply operation 48 V supply maximum ratings Fully specified at $\pm15~V$, $\pm20~V$, $\pm12~V$, and $\pm36~V$ V_{SS} to V_{DD} analog signal range

APPLICATIONS

Relay replacement
Automatic test equipment
Data acquisition
Instrumentation
Avionics
Audio and video switching
Communication systems

GENERAL DESCRIPTION


The ADG5404 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer, comprising four single channels.

The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.

The ADG5404 is designed on a trench process, which guards against latch-up. A dielectric trench separates the P and N channel transistors, thereby preventing latch-up even under severe overvoltage conditions.

The ADG5404 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- Trench Isolation Guards Against Latch-Up. A dielectric trench separates the P and N channel transistors, thereby preventing latch-up even under severe overvoltage conditions.
- Low Ron.
- 3. Dual-Supply Operation. For applications where the analog signal is bipolar, the ADG5404 can be operated from dual supplies of up to ± 22 V.
- 4. Single-Supply Operation. For applications where the analog signal is unipolar, the ADG5404 can be operated from a single-rail power supply of up to 40 V.
- 5. 3 V logic-compatible digital inputs: $V_{INH} = 2.0 \text{ V}$, $V_{INL} = 0.8 \text{ V}$.
- 6. No V_L logic power supply required.

Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Functional Block Diagram	. 1
General Description	. 1
Revision History	. 2
Specifications	. 3
±15 V Dual Supply	. 3
±20 V Dual Supply	. 4
+12 V Single Supply	. 5
+36 V Single Supply	. 6
Continuous Current per Channel, S or D	. 7
Absolute Maximum Ratings	
REVISION HISTORY	

ESD Caution	8
Pin Configurations and Function Descriptions	9
Truth Table	9
Typical Performance Characteristics	10
Test Circuits.	14
Terminology	17
Trench Isolation	18
Applications Information	19
Outline Dimensions	20
Ordering Guide	20

11/2017—Rev. A to Rev. B	
Changes to Table 1	
Changes to Table 2	
Changes to Table 3	
Changes to Table 4	
Changes to Figure 3	
Updated Outline Dimensions	
Change to Ordering Guide	
7/2011—Rev. 0 to Rev. A	
Changes to Product Highlights	
Change to Iss Parameter, Table 2	
Undated Outline Dimensions	

7/2010—Revision 0: Initial Version

SPECIFICATIONS

±15 V DUAL SUPPLY

 V_{DD} = 15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

ANALOG SWITCH					Test Conditions/Comments
Analog Signal Range			V _{DD} to V _{SS}	V	
On Resistance, R _{ON}	9.8			Ωtyp	$V_S = \pm 10 \text{ V}$, $I_S = -10 \text{ mA}$; see Figure 23
,	11	14	16	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match	0.35			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
Between Channels, ΔR _{ON}				5) -	13 = 10 1,13 10 11 11
	0.7	0.9	1.1	Ω max	
On-Resistance Flatness, R _{FLAT(ON)}	1.2			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	1.6	2	2.2	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.05			nA typ	$V_S = V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 24}$
•	±0.25	±0.75	±6	nA max	V5 - V5 - ±10 V, VD - +10 V, see Figure 24
Drain Off Leakage, I _D (Off)		±0.75	±0		
Drain On Leakage, ib (On)	±0.1			nA typ	$V_S = V_S = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 24}$
	±0.4	±2	±16	nA max	
Channel On Leakage, ID, Is (On)	±0.1			nA typ	$V_S = V_D = \pm 10 \text{ V}$; see Figure 25
	±0.4	±2	±16	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.002			μA typ	$V_{IN} = V_{GND}$ or V_{DD}
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	5			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, transition	187			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	242	285	330	ns max	V _s = 10 V; see Figure 30
ton (EN)	160			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	204	247	278	ns max	V _s = 10 V; see Figure 32
t _{OFF} (EN)	125			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	145	168	183	ns max	V _s = 10 V; see Figure 32
Break-Before-Make Time Delay, t₀	45			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
•			12	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$; see Figure 31
Charge Injection, Q _{INJ}	220			pC typ	$V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 33
Off Isolation	-78			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see
					Figure 26
Channel-to-Channel Crosstalk	-58			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28
Total Harmonic Distortion + Noise	0.009			% typ	R_L = 1k Ω, 15 V p-p, f = 20 Hz to 20 kHz; see Figure 29
-3 dB Bandwidth	53			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27
Insertion Loss	-0.7			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27
C _s (Off)	19			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
C _D (Off)	92			pF typ	$V_{S} = 0 \text{ V, } f = 1 \text{ MHz}$
C _D , C _S (On)	132			pF typ	$V_S = 0 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS				, ,,	$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I _{DD}	45			μA typ	Digital inputs = 0 V or V _{DD}
	55		70	μA max	
I _{ss}	0.001			μA typ	Digital inputs = 0 V or V_{DD}
-55	5.001		1	μA max	
	1	1	1 -	V min/max	GND = 0 V

 $^{^{\}rm 1}\,\mbox{Guaranteed}$ by design; not subject to production test.

±20 V DUAL SUPPLY

 V_{DD} = 20 V \pm 10%, V_{SS} = -20 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance, R _{ON}	9			Ωtyp	$V_s = \pm 15 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure 23}$
,	10	13	15	Ω max	$V_{DD} = +18 \text{ V}, V_{SS} = -18 \text{ V}$
On-Resistance Match	0.35			Ωtyp	$V_s = \pm 15 \text{ V. } I_s = -10 \text{ mA}$
Between Channels, ΔR _{ON}	0.55			11 () [V3 213 V/13 10 11
	0.7	0.9	1.1	Ω max	
On-Resistance Flatness, R _{FLAT(ON)}	1.5			Ωtyp	$V_s = \pm 15 \text{ V}, I_s = -10 \text{ mA}$
The state of the s	1.8	2.2	2.5	Ω max	13 _12 1,13
LEAKAGE CURRENTS				22111007	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
Source Off Leakage, Is (Off)	±0.05			nA typ	,
Jource on Leakage, is (Oil)					$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}; \text{ see Figure 24}$
	±0.25	±0.75	±6	nA max	
Drain Off Leakage, I _D (Off)	±0.1			nA typ	$V_S = \pm 15 \text{ V}, V_D = \mp 15 \text{ V}; \text{ see Figure 24}$
	±0.4	±2	±16	nA max	
Channel On Leakage, ID, IS (On)	±0.1			nA typ	$V_S = V_D = \pm 15 \text{ V}$; see Figure 25
3,, 2, 2, 3,	±0.4	±2	±16	nA max	, , , , , , , , , , , , , , , , , , , ,
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.002		0.0	μΑ typ	$V_{IN} = V_{GND}$ or V_{DD}
input current, INL or INH	0.002		±0.1	μΑ τyp μΑ max	VIN — VGND OI VDD
Digital Input Capacitance C	5		±0.1	1 '	
Digital Input Capacitance, C _{IN} DYNAMIC CHARACTERISTICS ¹	3			pF typ	
	175				D 200 0 C 25 F
Transition Time, transition	175	262	204	ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{pF}$
()	224	262	301	ns max	$V_s = +10 \text{ V}$; see Figure 30
t _{on} (EN)	148			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	185	222	250	ns max	V _s = 10 V; see Figure 32
t _{OFF} (EN)	120			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	142	159	173	ns max	$V_s = 10 \text{ V}$; see Figure 32
Break-Before-Make Time Delay, t _D	40			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$; see Figure 31
Charge Injection, Q _{INJ}	290			pC typ	$V_s = 0 \text{ V}$, $R_s = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 33
Off Isolation	-78			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$; see Figure 26
Channel-to-Channel Crosstalk	-58			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 2
Total Harmonic Distortion + Noise	0.008			% typ	$R_L = 1 \text{ k}\Omega$, 20 V p-p, f = 20 Hz to 20 kHz; see Figure 29
-3 dB Bandwidth	54			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27
Insertion Loss	-0.6			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 2.
C _s (Off)	18			pF typ	V _s = 0 V, f = 1 MHz
C _D (Off)	88			pF typ	$V_S = 0 V, f = 1 MHz$
C _D , C _S (On)	129			pF typ	$V_s = 0 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS	1			r)P	$V_{DD} = +22 \text{ V}, V_{SS} = -22 \text{ V}$
I _{DD}	50			μA typ	Digital inputs = $0 \text{ V or } V_{DD}$
טטו	70		110		Digital ilipats – 0 v ol vob
1			110	μA max	Digital inputs - 0.V = -V
Iss	0.001			μA typ	Digital inputs = 0 V or V _{DD}
V			1	μA max	CND OV
V_{DD}/V_{SS}			±9/±22	V min/max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

+12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance, Ron	19			Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure 23}$
	22	27	31	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, ΔR _{ON}	0.4			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	0.8	1	1.2	Ω max	
On-Resistance Flatness, RFLAT(ON)	4.4			Ωtyp	$V_s = 0 \text{ V to } 10 \text{ V, } I_s = -10 \text{ mA}$
	5.5	6.5	7.5	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.02			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
3, ,	±0.25	±0.75	±6	nA max	
Drain Off Leakage, I _D (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
	±0.4	±2	±16	nA max	15
Channel On Leakage, I _D , I _S (On)	±0.05			nA typ	$V_{S} = V_{D} = 1 \text{ V}/10 \text{ V}$; see Figure 25
2.1d2. 2.1 22d.ta.g.e, 15, 13 (2.1.)	±0.4	±2	±16	nA max	13 15 1710 173221 Iguile 25
DIGITAL INPUTS				111111111111111111111111111111111111111	
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.002		0.0	μA typ	$V_{IN} = V_{GND}$ or V_{DD}
input current, int or inst	0.002		±0.1	μΑ max	VIN — VGND OI VDD
Digital Input Capacitance, C _{IN}	5		10.1	pF typ	
DYNAMIC CHARACTERISTICS ¹	+			рг тур	
Transition Time, transition	266			nc tun	$R_L = 300 \Omega$, $C_L = 35 pF$
Transition Time, transition		446	515	ns typ	$V_s = +8 \text{ V}; \text{ see Figure 30}$
+ (EN)	358 260	440	313	ns max	$R_L = 300 \Omega$, $C_L = 35 pF$
t _{on} (EN)		423	485	ns typ	$V_{S} = 8 \text{ V}$; see Figure 32
+ (FN)	339	423	465	ns max	
t _{OFF} (EN)	135	100	210	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
Dural Deferre Males Time Dales at	162	189	210	ns max	$V_s = 8 \text{ V}$; see Figure 32
Break-Before-Make Time Delay, t _D	125		45	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Cl. I i i o			45	ns min	$V_{51} = V_{52} = 8 \text{ V}$; see Figure 31
Charge Injection, Q _{INJ}	92			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 33}$
Off Isolation	-78			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 26
Channel-to-Channel Crosstalk	-58			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28
Total Harmonic Distortion + Noise	0.075			% typ	$R_L = 1k \Omega$, 6 V p-p, $f = 20$ Hz to 20 kHz; see Figure 29
−3 dB Bandwidth	43			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27
Insertion Loss	-1.36			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27
C _s (Off)	22			pF typ	$V_S = 6 \text{ V, } f = 1 \text{ MHz}$
C _D (Off)	105			pF typ	$V_{s} = 6 V, f = 1 MHz$
C_D , C_S (On)	140			pF typ	$V_S = 6 \text{ V, } f = 1 \text{ MHz}$
POWER REQUIREMENTS					V _{DD} = 13.2 V
I _{DD}	40			μA typ	Digital inputs = 0 V or V _{DD}
	50		65	μA max	
V_{DD}			9/40	V min/max	$GND = 0 V, V_{SS} = 0 V$

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design; not subject to production test.

+36 V SINGLE SUPPLY

 V_{DD} = 36 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance, Ron	10.6			Ωtyp	$V_s = 0 \text{ V to } 30 \text{ V}, I_s = -10 \text{ mA}; \text{ see Figure 23}$
	12	15	17	Ω max	$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, ΔR _{ON}	0.35			Ωtyp	$V_S = 0 \text{ V to } 30 \text{ V, } I_S = -10 \text{ mA}$
,	0.7	0.9	1.1	Ω max	
On-Resistance Flatness, R _{FLAT(ON)}	2.7			Ωtyp	$V_s = 0 \text{ V to } 30 \text{ V, } I_s = -10 \text{ mA}$
, , , , , , , , , , , , , , , , , , , ,	3.2	3.8	4.5	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 39.6 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.05			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
	±0.25	±0.75	±6	nA max	
Drain Off Leakage, I _D (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see Figure 24}$
3 , 5 (,	±0.4	±2	±16	nA max	January State Control of the Control
Channel On Leakage, ID, IS (On)	±0.1			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$; see Figure 25
3 , 3, 3, 3, 3,	±0.4	±2	±16	nA max	January State
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.002			μA typ	$V_{IN} = V_{GND}$ or V_{DD}
,			±0.1	μA max	
Digital Input Capacitance, C _{IN}	5			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, transition	196			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	256	276	314	ns max	V _s = 18 V; see Figure 30
t _{on} (EN)	170			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	214	247	273	ns max	V _s = 18 V; see Figure 32
t _{OFF} (EN)	130			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	172	167	176	ns max	V _s = 18 V; see Figure 32
Break-Before-Make Time Delay, t _D	52			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			13	ns min	$V_{S1} = V_{S2} = 18 \text{ V}$; see Figure 31
Charge Injection, Q _{INJ}	280			pC typ	$V_s = 18 \text{ V}, R_s = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure } 33$
Off Isolation	-78			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 26
Channel-to-Channel Crosstalk	-58			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 28
Total Harmonic Distortion + Noise	0.03			% typ	$R_L = 1 \text{ k } \Omega$, 18 V p-p, f = 20 Hz to 20 kHz; see Figure 29
−3 dB Bandwidth	47			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 27
Insertion Loss	-0.85			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 27
C _s (Off)	18			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
C _D (Off)	89			pF typ	$V_S = 18 \text{ V}, f = 1 \text{ MHz}$
C _D , C _s (On)	128			pF typ	$V_s = 18 \text{ V}, f = 1 \text{ MHz}$
POWER REQUIREMENTS				1	V _{DD} = 39.6 V
I _{DD}	80			μA typ	Digital inputs = 0 V or V _{DD}
	100		130	μA max	
V_{DD}			9/40	V min/max	$GND = 0 V$, $V_{SS} = 0 V$

 $^{^{\}mbox{\tiny 1}}$ Guaranteed by design; not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, S OR D

Table 5.

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, S OR D				
$V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}$				
TSSOP ($\theta_{JA} = 112.6$ °C/W)	165	96	49	mA max
LFCSP ($\theta_{JA} = 30.4$ °C/W)	290	141	57	mA max
$V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}$				
TSSOP ($\theta_{JA} = 112.6$ °C/W)	176	101	51	mA max
LFCSP ($\theta_{JA} = 30.4$ °C/W)	282	146	58	mA max
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ($\theta_{JA} = 112.6$ °C/W)	114	72	42	mA max
LFCSP ($\theta_{JA} = 30.4$ °C/W)	203	112	53	mA max
$V_{DD} = 36 \text{ V}, V_{SS} = 0 \text{ V}$				
TSSOP ($\theta_{JA} = 112.6$ °C/W)	149	89	48	mA max
LFCSP ($\theta_{JA} = 30.4$ °C/W)	263	133	56	mA max

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 6.

1 abic 0.	
Parameter	Rating
V _{DD} to V _{SS}	48 V
V _{DD} to GND	−0.3 V to +48 V
V _{ss} to GND	+0.3 V to -48 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Peak Current, Sx or D Pins	515 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, S or D ²	Data + 15%
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ_{JA}	
16-Lead TSSOP, θ _{JA} Thermal Impedance (4-Layer Board)	112.6°C/W
16-Lead LFCSP, θ _{JA} Thermal Impedance (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C

¹ Overvoltages at the Sx and D pins are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² See Table 5.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP Pin Configuration

Table 7. Pin Function Descriptions

Pin No.						
TSSOP	LFCSP	Mnemonic	Description			
1	15	A0	Logic Control Input.			
2	16	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are off. When this pin is high, the Ax logic inputs determine the on switches.			
3	1	V_{SS}	Most Negative Power Supply Potential.			
4	3	S1	Source Terminal. Can be an input or an output.			
5	4	S2	Source Terminal. Can be an input or an output.			
6	6	D	Drain Terminal. Can be an input or an output.			
7 to 9	2, 5, 7, 8, 13	NC	No Connection.			
10	9	S4	Source Terminal. Can be an input or an output.			
11	10	S3	Source Terminal. Can be an input or an output.			
12	11	V_{DD}	Most Positive Power Supply Potential.			
13	12	GND	Ground (0 V) Reference.			
14	14	A1	Logic Control Input.			
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, Vss.			

TRUTH TABLE

Table 8.

EN	A1	A0	S1	S2	S3	S4	
0	X ¹	X ¹	Off	Off	Off	Off	
1	0	0	On	Off	Off	Off	
1	0	1	Off	On	Off	Off	
1	1	0	Off	Off	On	Off	
1	1	1	Off	Off	Off	On	

 $^{^{1}}$ X = don't care.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. R_{ON} as a Function of V_D (V_S), Dual Supply




Figure 5. R_{ON} as a Function of V_D (V_S), Dual Supply




Figure 6. R_{ON} as a Function of V_D (V_S), Single Supply




Figure 7. R_{ON} as a Function of V_D (V_S), Single Supply




Figure 8. R_{ON} as a Function of V_D (V_S) for Different Temperatures, ± 15 V Dual Supply




Figure 9. R_{ON} as a Function of V_D (V_S) for Different Temperatures, $\pm 20 \text{ V}$ Dual Supply




Figure 10. R_{ON} as a Function of V_D (Vs) for Different Temperatures, 12 V Single Supply




Figure 11. R_{ON} as a Function of V_D (V_S) for Different Temperatures, 36 V Single Supply




Figure 12. Leakage Currents vs. Temperature, ± 15 V Dual Supply




Figure 13. Leakage Currents vs. Temperature, ±20 V Dual Supply




Figure 14. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply




Figure 16. Off Isolation vs. Frequency, ±15 V Dual Supply




Figure 17. Crosstalk vs. Frequency, ±15 V Dual Supply




Figure 18. On Response vs. Frequency, ±15 V Dual Supply




Figure 19. Charge Injection vs. Source Voltage




Figure 20. Transition Time vs. Temperature




Figure 21. ACPSRR vs. Frequency, ±15 V Dual Supply




Figure 22. THD + N vs. Frequency, ± 15 V Dual Supply

TEST CIRCUITS




Figure 23. On Resistance




Figure 24. Off Leakage




Figure 26. Off Isolation




Figure 27. Bandwidth




Figure 28. Channel-to-Channel Crosstalk




Figure 29. THD + Noise





Figure 30. Address to Output Switching Times



Rev. B | Page 15 of 20




Figure 32. Enable-to-Output Switching Delay




Figure 33. Charge Injection

TERMINOLOGY

 I_{DD}

The positive supply current.

Iss

The negative supply current.

 $V_D(V_S)$

The analog voltage on Terminal D and Terminal S.

 \mathbf{R}_{ON}

The ohmic resistance between Terminal D and Terminal S.

R_{FLAT(ON)}

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

ID (Off)

The drain leakage current with the switch off.

ID, Is (On)

The channel leakage current with the switch on.

 \mathbf{V}_{INI}

The maximum input voltage for Logic 0.

 V_{INH}

The minimum input voltage for Logic 1.

IINL (IINH)

The input current of the digital input.

Cs (Off)

The off switch source capacitance, which is measured with reference to ground.

CD (Off)

The off switch drain capacitance, which is measured with reference to ground.

 C_D , C_S (On)

The on switch capacitance, which is measured with reference to ground.

 C_{IN}

The digital input capacitance.

ttransition

The delay time between the 50% and 90% points of the digital input and switch-on condition when switching from one address state to another.

ton (EN)

The delay between applying the digital control input and the output switching on. See Figure 32.

toff (EN)

The delay between applying the digital control input and the output switching off.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

ACPSRR (AC Power Supply Rejection Ratio)

The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the part's ability to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of $0.62~\mathrm{V}$ p-p.

TRENCH ISOLATION

In the ADG5404, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction-isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.




Figure 34. Trench Isolation

APPLICATIONS INFORMATION

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5404 high voltage multiplexer allows

single-supply operation from 9 V to 40 V and dual-supply operation from ± 9 V to ± 22 V. The ADG5404, as well as three other ADG54xx family members, ADG5412/ADG5413 and ADG5436, achieve an 8 kV human body model ESD rating that provides a robust solution and eliminates the need for separate protection circuitry designs in some applications.

OUTLINE DIMENSIONS




Figure 35. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters




Figure 36. 16-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.75 mm Package Height (CP-16-17) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Package Description	Package Option	
ADG5404BRUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG5404BRUZ-REEL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG5404BCPZ-REEL7	−40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP]	CP-16-17

 $^{^{1}}$ Z = RoHS Compliant Part.

