

10-MHz LOW-NOISE LOW-VOLTAGE LOW-POWER OPERATIONAL AMPLIFIERS

Check for Samples: LMV721, LMV722

FEATURES


- Power-Supply Voltage Range: 2.2 V to 5.5 V
- Low Supply Current: 930 μA/Amplifier at 2.2 V
- High Unity-Gain Bandwidth: 10 MHz
- Rail-to-Rail Output Swing
 - 600-Ω Load: 120 mV From Either Rail at 2.2 V
 - 2-kΩ Load: 50 mV From Either Rail at 2.2 V
- Input Common-Mode Voltage Range Includes Ground
- Input Voltage Noise: 9 nV/ \sqrt{Hz} at f = 1 kHz

APPLICATIONS

- Cellular and Cordless Phones
- Active Filter and Buffers
- Laptops and PDAs
- Battery Powered Electronics

OUT 1 5 V_{CC+} 1N+ N+ 1N-

LMV722...D, DGK, OR DRG PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The LMV721 (single) and LMV722 (dual) are low-noise low-voltage low-power operational amplifiers that can be designed into a wide range of applications. The LMV721 and LMV722 have a unity-gain bandwidth of 10 MHz, a slew rate of 5 V/ μ s, and a quiescent current of 930 μ A/amplifier at 2.2 V.

The LMV721 and LMV722 are designed to provide optimal performance in low-voltage and low-noise systems. They provide rail-to-rail output swing into heavy loads. The input common-mode voltage range includes ground, and the maximum input offset voltage are 3.5 mV (over recommended temperature range) for the devices. Their capacitive load capability is also good at low supply voltages. The operating range is from 2.2 V to 5.5 V.

ORDERING INFORMATION(1)

T _A		PACKAGE ⁽	2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
		SC-70 – DCK	Reel of 3000	LMV721IDCKR	DK
		3C-70 - DCK	Reel of 250	LMV721IDCKT	RK_
		SOT-23 - DBV	Reel of 3000	LMV721IDBVR	RBF_
-40°C to 105°C		SOIC - D	Reel of 2500 LMV722IDR		M\/7221
		30IC - D	Tube of 75	LMV722ID	MV722I
	Dual	VSSOP - DGK	Reel of 2500	LMV722IDGKR	R6_
		QFN – DRG	Reel of 2500	LMV722IDRGR	ZYY

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽³⁾ DBV/DCK/DGK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.



Typical Application



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

		•	MIN	MAX	UNIT
V _{CC+} - V _{CC-}	Supply voltage ⁽²⁾			6	V
V _{ID}	Differential input voltage (3)		±Supp	ly voltage	V
		D package ⁽⁵⁾		97	
		DBV package ⁽⁵⁾		206	
θ_{JA}	Package thermal impedance (4)	DCK package ⁽⁵⁾		252	°C/W
		DGK package ⁽⁵⁾		172	
		DRG package ⁽⁶⁾		50.7	
TJ	Operating virtual-junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.
- (3) Differential voltages are at IN+ with respect to IN-.
- (4) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.
- (5) The package thermal impedance is calculated in accordance with JESD 51-7.
- (6) The package thermal impedance is calculated in accordance with JESD 51-5.

Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage	2.2	5.5	V
T _J	Operating virtual-junction temperature	-40	105	°C

ESD Protection

	TYP	UNIT
Human-Body Model	2000	V
Machine Model	100	V

Submit Documentation Feedback



Electrical Characteristics

 V_{CC+} = 2.2 V, V_{CC-} = GND, V_{ICR} = $V_{CC+}/2$, V_{Q} = $V_{CC+}/2$, and R_L > 1 M Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _J	MIN	TYP	MAX	UNIT	
V	Input offset voltage		25°C		0.02	3	mV	
V _{IO}	input onset voltage		-40°C to 105°C			3.5	IIIV	
TCV_IO	Input offset voltage average drift		25°C		0.6		μV/°C	
I_{IB}	Input bias current		25°C		260		nA	
I_{IO}	Input offset current		25°C		25		nA	
CMMR	Common mode rejection ratio	V _{ICR} = 0 V to 1.3 V	25°C	70	88		dB	
CIVIIVIK	Common-mode rejection ratio	VICR = 0 V to 1.5 V	-40°C to 105°C	64			иБ	
PSRR	Dower cumply rejection ratio	$V_{CC+} = 2.2 \text{ V to 5 V},$	25°C	80	90		dB	
FORK	Power-supply rejection ratio	$V_O = 0$, $V_{ICR} = 0$	-40°C to 105°C	70			иБ	
W	Input common mode voltage	CMRR ≥ 50 dB	35°C		-0.3		V	
V_{ICR}	Input common-mode voltage		25°C		1.3		V	
		$R_L = 600 \Omega$	25°C	75	81			
^	Lorge signal valtage gain	$V_0 = 0.75 \text{ V to 2 V}$	-40°C to 105°C	70			٩D	
A_{VD}	Large-signal voltage gain	$R_{L} = 2 k\Omega$	25°C	75	84		dB	
		$V_0 = 0.5 \text{ V to } 2.1 \text{ V}$	-40°C to 105°C	70				
		D 000 0 to V /0	25°C	2.090	2.125			
	Output swing	$R_L = 600 \Omega \text{ to } V_{CC+}/2$	-40°C to 105°C	2.065				
			25°C		0.071	0.120		
			-40°C to 105°C			0.145	.,	
V_{O}		D 010 / 1/2 /0	25°C	2.150	2.177		V	
		$R_L = 2 k\Omega \text{ to } V_{CC+}/2$	-40°C to 105°C	2.125				
			25°C		0.056	0.080		
			-40°C to 105°C			0.105		
		Sourcing, V _O = 0 V,	25°C	10	14.9			
		$V_{IN(diff)} = \pm 0.5 \text{ V}$	-40°C to 105°C	5				
l _o	Output current	Sinking, $V_0 = 2.2 \text{ V}$,	25°C	10	17.6		mA	
		$V_{IN(diff)} = \pm 0.5 V$	-40°C to 105°C	5				
		110/704	25°C		0.93	1.3		
		LMV721	-40°C to 105°C			1.5		
I _{CC}	Supply current	111/700	25°C		1.81	2.4	mA	
		LMV722	-40°C to 105°C			2.6		
SR	Slew rate ⁽¹⁾		25°C		4.9		V/μs	
GBW	Gain bandwidth product		25°C		10		MHz	
Фт	Phase margin		25°C		67.4		0	
G _m	Gain margin		25°C		-9.8		dB	
V _n	Input-referred voltage noise	f = 1 kHz	25°C		9		nV/√ Hz	
In	Input-referred current noise	f = 1 kHz	25°C		0.3		pA/√ Hz	
THD	Total harmonic distortion	$f = 1 \text{ kHz}, \text{ AV} = 1, \\ R_L = 600 \ \Omega, \text{ V}_O = 500 \ \text{mV}_{pp}$	25°C		0.004		%	

⁽¹⁾ Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.



Electrical Characteristics

 V_{CC+} = 5 V, V_{CC-} = GND, V_{ICR} = $V_{CC+}/2$, V_{O} = $V_{CC+}/2$, and R_L > 1 M Ω (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	TJ	MIN	TYP	MAX	UNIT	
V _{IO}	Input offset voltage		25°C		-0.08	3	mV	
VЮ	input onset voitage		-40°C to 105°C			3.5	IIIV	
TCV _{IO}	Input offset voltage average drift		25°C		0.6		μV/°C	
I _{IB}	Input bias current		25°C		260		nA	
I _{IO}	Input offset current		25°C		25		nA	
CNANAD	Common mode rejection ratio	V 0 V to 4.1 V	25°C	80	89		٩D	
CMMR	Common-mode rejection ratio	$V_{ICR} = 0 V to 4.1 V$	-40°C to 105°C	75			dB	
PSRR	Dower cumply rejection retic	$V_{CC+} = 2.2 \text{ V to 5 V},$	25°C	70	90		٩D	
PORK	Power-supply rejection ratio	$V_O = 0$, $V_{ICR} = 0$	-40°C to 105°C	64			dB	
	Land and a second and the second	CMRR ≥ 50 dB	0500		-0.3			
V_{ICR}	Input common-mode voltage		25°C		4.1		V	
		$R_L = 600 \Omega$,	25°C	80	87			
A_{VD}	Lanca simultantana mia	$V_0 = 0.75 \text{ V to } 4.8 \text{ V}$	-40°C to 105°C	70			JD.	
	Large-signal voltage gain	$R_L = 2 k\Omega$	25°C	80	94		dB	
		$V_0 = 0.7 \text{ V to } 4.9 \text{ V}$	-40°C to 105°C	70				
			25°C	4.84	4.882			
	Output swing	$R_L = 600 \Omega \text{ to } V_{CC+}/2$	-40°C to 105°C	4.815				
			25°C		0.134	0.19		
			-40°C to 105°C			0.215		
Vo			25°C	4.93	4.952		V	
		$R_L = 2 k\Omega$ to $V_{CC+}/2$	-40°C to 105°C	4.905				
			25°C		0.076	0.11		
			-40°C to 105°C			0.135		
		Sourcing, V _O = 0 V,	25°C	20	52.6			
		$V_{IN(diff)} = \pm 0.5 \text{ V}$	-40°C to 105°C	12				
lo	Output current	Sinking, $V_0 = 2.2 \text{ V}$,	25°C	15	23.7		mA	
		$V_{IN(diff)} = \pm 0.5 \text{ V}$	-40°C to 105°C	8.5				
			25°C		1.03	1.4		
		LMV721	-40°C to 105°C			1.7		
Icc	Supply current		25°C		2.01	2.4	mA	
		LMV722	-40°C to 105°C			2.8		
SR	Slew rate ⁽¹⁾		25°C		5.25		V/µs	
GBW	Gain bandwidth product		25°C		10		MHz	
Φ _m	Phase margin		25°C		72		0	
G _m	Gain margin		25°C		-11		dB	
V _n	Input-referred voltage noise	f = 1 kHz	25°C		8.5		nV/√ Hz	
I _n	Input-referred current noise	f = 1 kHz	25°C		0.2		pA/√ Hz	
THD	Total harmonic distortion	$f = 1 \text{ kHz}, \text{ AV} = 1,$ $R_L = 600 \Omega, V_O = 500 \text{ mV}_{pp}$	25°C		0.001		%	

⁽¹⁾ Connected as voltage follower with 1-V step input. Number specified is the slower of the positive and negative slew rate.





TYPICAL CHARACTERISTICS

SUPPLY CURRENT












SOURCING CURRENT

OUTPUT VOLTAGE






SINKING CURRENT **OUTPUT VOLTAGE**






TYPICAL CHARACTERISTICS (continued)


SINKING CURRENT vs OUTPUT VOLTAGE




OUTPUT VOLTAGE SWING
vs
SUPPLY VOLTAGE



INPUT OFFSET VOLTAGE
vs
INPUT COMMON-MODE VOLTAGE




INPUT OFFSET VOLTAGE vs INPUT COMMON-MODE VOLTAGE







TYPICAL CHARACTERISTICS (continued)













INPUT VOLTAGE NOISE FREQUENCY



INPUT CURRENT NOISE FREQUENCY




100

1k




TYPICAL CHARACTERISTICS (continued)



PSRR





GAIN AND PHASE vs FREQUENCY


f - Frequency - Hz

10k


100k

1M

10M




GAIN AND PHASE vs FREQUENCY






TYPICAL CHARACTERISTICS (continued)

SLEW RATE vs SUPPLY VOLTAGE




THD vs FREQUENCY




PULSE RESPONSE

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 5 V, $\mbox{R}_{\mbox{\tiny L}}$ = 2 k $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 21.2 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 0 Ω



PULSE RESPONSE

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 5 V, $\mbox{R}_{\mbox{\tiny L}}$ = 2 k $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 21.2 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 2.1 Ω




2 µs per Division

TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)

PULSE RESPONSE


$\mbox{V}_{\mbox{\scriptsize cc}}$ = 5 V, $\mbox{R}_{\mbox{\tiny L}}$ = 2 k $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 21.2 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 9.5 Ω



2 µs per Division

PULSE RESPONSE


$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 5 V, $\mbox{R}_{\mbox{\tiny L}}$ = 600 $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 21.2 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 0 Ω



2 µs per Division

PULSE RESPONSE


$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 2.2 V, $\mbox{R}_{\mbox{\tiny L}}$ = 2 k $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 2.12 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 0 Ω



1 µs per Division

PULSE RESPONSE


$$\mbox{V}_{\mbox{\tiny CC}}$$
 = 5 V, $\mbox{R}_{\mbox{\tiny L}}$ = 10 k $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 21.2 nF, $\mbox{R}_{\mbox{\tiny O}}$ = 0 Ω



2 µs per Division

PULSE RESPONSE


$$V_{cc}$$
 = 2.2 V, R_{L} = 2 Ω , C_{L} = 2.12 nF, R_{o} = 0 Ω



1 µs per Division

PULSE RESPONSE

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 2.2 V, $\mbox{R}_{\mbox{\tiny L}}$ = 10 k Ω , $\mbox{C}_{\mbox{\tiny L}}$ = 2.12 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 0 Ω



1 µs per Division




TYPICAL CHARACTERISTICS (continued)


PULSE RESPONSE

PULSE RESPONSE

 $\mbox{V}_{\mbox{\tiny CC}}$ = 2.2 V, $\mbox{R}_{\mbox{\tiny L}}$ = 10 k $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 2.12 nF, $\mbox{R}_{\mbox{\tiny O}}$ = 11.5 Ω

 V_{cc} = 2.2 V, $R_{\scriptscriptstyle L}$ = 10 k Ω , $C_{\scriptscriptstyle L}$ = 2.12 nF, $R_{\scriptscriptstyle O}$ = 2.2 Ω






1 µs per Division

PULSE RESPONSE

$$\mbox{V}_{\mbox{\scriptsize cc}}$$
 = 2.2 V, $\mbox{R}_{\mbox{\tiny L}}$ = 600 $\Omega,$ $\mbox{C}_{\mbox{\tiny L}}$ = 1.89 nF, $\mbox{R}_{\mbox{\scriptsize o}}$ = 0 Ω



1 µs per Division



REVISION HISTORY

CI	hanges from Revision B (August 2010) to Revision C	Page
•	Changed all temperature parameters from max of 85°C to 105°C	1
•	Changed supply voltage max value to 6 in Absolute Maximum Ratings table	2
•	Changed supply voltage MAX value to 5.5 in Recommended Operating Conditions table	2
•	Changed A_{VD} , V_O test conditons for R_L = 600 Ω : 0.75 V to 4.8 V	4
•	Changed A _{VD} , V _O test conditons for R _L = 2 k Ω Ω : 0.75 V to 4.8 V	4





26-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV721IDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	(RBFA ~ RBFM)	Samples
LMV721IDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(RKA ~ RKM)	Samples
LMV721IDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(RKA ~ RKM)	Samples
LMV722ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples
LMV722IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples
LMV722IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	R6E	Samples
LMV722IDGKRG4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	R6E	Samples
LMV722IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples
LMV722IDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 105	MV722I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

26-Jun-2014

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV721IDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
LMV721IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
LMV721IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV721IDCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
LMV721IDCKT	SC70	DCK	5	250	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
LMV721IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
LMV722IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
LMV722IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV721IDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
LMV721IDBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
LMV721IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
LMV721IDCKR	SC70	DCK	5	3000	202.0	201.0	28.0
LMV721IDCKT	SC70	DCK	5	250	202.0	201.0	28.0
LMV721IDCKT	SC70	DCK	5	250	180.0	180.0	18.0
LMV722IDGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
LMV722IDR	SOIC	D	8	2500	340.5	338.1	20.6




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.








- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.






NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.