

## TPD3F303 ESD Protection and EMI Filter for SIM Card Interface

### 1 Features

- Bidirectional EMI Filtering and Line Termination With Integrated ESD Protection
  - –3-dB Bandwidth 300 MHz
- IEC 61000-4-2 Level 4 ESD Protection
  - ±15-kV Contact Discharge
  - ±15-kV Air Gap Discharge
- DC Breakdown Voltage: 6 V (Minimum)
- Low Leakage Current: 0.1  $\mu$ A (Maximum)
- Low Noise C-R-C Filter Topology
- Integrated  $V_{CC}$  Clamp Eliminates the Need for External ESD Protection
- Space-Saving DPV (0.5-mm Pitch), DQD Packages (0.4-mm Pitch)

### 2 Applications

- End Equipment
  - Cell Phones
  - Tablets
  - PDAs
  - Hotspots
- Interfaces
  - SIM Cards

### 3 Description


The TPD3F303 device is a highly-integrated device that provides a three-channel Electromagnetic Interference (EMI) filter and a Transient Voltage Suppressor (TVS) based ESD protection diode array. The C-R-C based low-pass filter provides EMI protection for the data, clock, and reset lines of a SIM Card interface. Furthermore, the four-channel TVS Diode array provides IEC 61000-4-2 level 4 ESD protection for the previously mentioned signals (data, clock, reset) and the  $V_{CC}$  power line. The TPD3F303 contains a 47- $\Omega$  termination resistor for the clock line and 100- $\Omega$  termination resistor for both the data and reset lines. The high level of integration offered by the TPD3F303 makes the device well-suited for applications like cell phones, tablets, hotspots, and PDAs.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPD3F303	WSON (8)	1.35 mm x 1.70 mm
	USON (8)	1.60 mm x 2.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Typical Application Schematic



Copyright © 2016, Texas Instruments Incorporated



## Table of Contents

<b>1 Features</b> .....	1	7.3 Feature Description.....	6
<b>2 Applications</b> .....	1	7.4 Device Functional Modes.....	6
<b>3 Description</b> .....	1	<b>8 Application and Implementation</b> .....	7
<b>4 Revision History</b> .....	2	8.1 Application Information.....	7
<b>5 Pin Configuration and Functions</b> .....	3	8.2 Typical Application .....	7
<b>6 Specifications</b> .....	3	<b>9 Power Supply Recommendations</b> .....	9
6.1 Absolute Maximum Ratings .....	3	<b>10 Layout</b> .....	9
6.2 ESD Ratings .....	3	10.1 Layout Guidelines .....	9
6.3 ESD Ratings – Surge Protection.....	4	10.2 Layout Example .....	9
6.4 Recommended Operating Conditions.....	4	<b>11 Device and Documentation Support</b> .....	10
6.5 Thermal Information .....	4	11.1 Documentation Support .....	10
6.6 Electrical Characteristics.....	4	11.2 Community Resources.....	10
6.7 Typical Characteristics.....	5	11.3 Trademarks .....	10
<b>7 Detailed Description</b> .....	6	11.4 Electrostatic Discharge Caution.....	10
7.1 Overview .....	6	11.5 Glossary .....	10
7.2 Functional Block Diagram .....	6	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	10


## 4 Revision History

### Changes from Original (January 2011) to Revision A

**Page**

- Added *Device Information* table, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. .... **1**

## 5 Pin Configuration and Functions



### Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
CLK_OUT	2	Output	Clock Input and Output signals.
CLK_IN	7	Input	
DATA1_IN	8	Input	Data and Rest signals Input, Output pins. The DATA1 and DATA2 are symmetric circuits. They can be used interchangeably for either DATA or RESET pins based off board layout scheme.
DATA2_IN	6		
DATA1_OUT	1	Output	
DATA2_OUT	3		
GND	GND	Ground	Ground connection for the EMI filter. It is very important to connect the device GND to the printed circuit board ground plane through Vias directly under the package.
NC	4	No Connect	Not connected to any internal circuit. Leave this pin floating.
V <sub>CC</sub>	5	Power Clamp	ESD Clamp circuit for the V <sub>CC</sub> pin.

## 6 Specifications

### 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	I/O voltage tolerance		5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C
T <sub>stg</sub>	Storage temperature	-55	155	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT	
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±15000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 ESD Ratings – Surge Protection

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 contact discharge	±15000
		IEC 61000-4-2 air-gap discharge	±15000

### 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IO</sub>	Input pin voltage	0	5.5	V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

### 6.5 Thermal Information

THERMAL METRIC <sup>(1)</sup>	TPD3F303		UNIT	
	DPV (USON)	DQD (WSON)		
	8 PINS	8 PINS		
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	90	92.1	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	93.4	103.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	41.1	36	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	7.9	6.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	41	35.7	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	15.6	16.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

### 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>clamp</sub>	Clamp voltage	I <sub>I/O</sub> = ±2 A	I/O pin to ground	±10	V
I <sub>l</sub>	Leakage current	R <sub>PU</sub> = Open	I/O pin to ground	0.1	μA
R <sub>CLK</sub>	CLK series resistors			40 47 55	Ω
R <sub>DAT_RST</sub>	Data/RST series resistors			85 100 115	Ω
C <sub>Total</sub>	IO Capacitance	V <sub>I/O</sub> = 0 V	I/O Pins to GND	16 20 24	pF
V <sub>BR</sub>	Break-down Voltage	I <sub>I/O</sub> = 1 mA		6	V
F <sub>-3dB</sub>	-3-dB BW for DATA/RESET line	Z <sub>SOURCE</sub> = 50 Ω Z <sub>LOAD</sub> = 50 Ω		294	MHz
F <sub>-3dB</sub>	-3-dB BW for CLK line	Z <sub>SOURCE</sub> = 50 Ω Z <sub>LOAD</sub> = 50 Ω		308	MHz

## 6.7 Typical Characteristics




Figure 1.  $I_{IO}$  vs Temperature




Figure 2.  $I_{IO}$  vs  $V_{IO}$




Figure 3. Frequency Response Data (0-V Bias)




Figure 4. Channel-to-Channel Crosstalk





Figure 5. Capacitance vs  $V_{BIAS}$

## 7 Detailed Description

### 7.1 Overview

The TPD3F303 is a highly-integrated three-channel EMI filter and unidirectional TVS based protection diode array. This device can be used for a range of applications such as cell phones, tablets, hotspots, and PDAs.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Bidirectional EMI Filtering and Line Termination With Integrated ESD Protection

This device provides bidirectional EMI filtering, integrated line-termination resistors, and integrated ESD protection.

#### 7.3.2 IEC 61000-4-2 ESD Protection

The ESD protection on all pins exceeds the IEC 61000-4-2 level 4 standard. Contact and air-gap ESD is rated at ±15 kV.

#### 7.3.3 DC Breakdown Voltage

The DC breakdown voltage of this device is 6 V minimum.

#### 7.3.4 Low Leakage Current

The I/O pins of this device feature a low leakage current of 0.1-μA maximum.

#### 7.3.5 Low Noise C-R-C Filter Topology

This device has a C-R-C filter topology composed of a series resistor with two capacitors in parallel with the I/O pins. The typical resistor value for the DATA1 and DATA2 pins is 100 Ω and 45 Ω for the CLK pins. The typical capacitance on all lines is 20 pF when biased at 0 V.

#### 7.3.6 Integrated V<sub>CC</sub> Clamp

This device integrates an ESD clamp for the V<sub>CC</sub> pin, which eliminates the need for additional components.

#### 7.3.7 Space-Saving Packages

The layout of this device makes it easy to add protection to existing layouts. The packages offer flow-through routing which requires minimal changes to existing layout for addition of these devices. Additionally, the device is offered in two small space-saving packages that take up minimal footprint on the board.

### 7.4 Device Functional Modes

The TPD3F303 is a passive integrated circuit that triggers when voltages are above V<sub>BR</sub> or below V<sub>f</sub> (–0.7 V). During ESD events, voltages as high as ±15 kV (air or contact) can be directed to ground through the internal diode network. When the voltages on the protected line fall below the trigger levels of TPD3F303 (usually within 10s of nanoseconds) the device reverts to passive.

## 8 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPD3F303 is a diode type TVS + EMI filter which is used to provide a path to ground for dissipating ESD events on signal lines between a SIM card slot and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC across the termination resistors.

### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 6. Typical SIM Card Application

#### 8.2.1 Design Requirements

For this design example, one TPD3F303 is used to protect a SIM card interface. Table 1 lists the parameters for Figure 6.

Table 1. Design Parameters

PARAMETER	VALUE
Signal Range on Protected Lines	0 V to 5 V
Required Level of IEC ESD Protection	±15-kV Contact, ±15-kV Air Gap

#### 8.2.2 Detailed Design Procedure

To begin the design process, some parameters must be decided upon; the designer must know the following:

- Voltage range of the signal on all protected lines
- Required ESD protection needed

### 8.2.2.1 Signal Range

The TPD3F303 supports signal ranges from 0 V to 5.5 V, which supports the SIM card application

### 8.2.2.2 Required ESD Protection

The TPD3F303 is rated to withstand up to  $\pm 15$ -kV contact and  $\pm 15$ -kV air gap IEC ESD. This meets the IEC ESD design target.

### 8.2.3 Application Curves




Figure 7. +15-kV IEC Contact, DATA1\_In Stressed




Figure 8. -15-kV IEC Contact, DATA1\_In Stressed




Figure 9. +15-kV IEC Contact, CLK\_In Stressed




Figure 10. -15-kV IEC Contact, CLK\_In Stressed



## 9 Power Supply Recommendations


This device is a passive ESD device, so there is no need to power it. Take care not to violate the recommended I/O specification (0 V to 5.5 V) to ensure the device functions properly.

## 10 Layout

### 10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
  - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
  - The PCB designer must minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
  - Electric fields tend to build up on corners, increasing EMI coupling.

### 10.2 Layout Example



**Figure 11. Typical SIM Card Layout**

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation, see the following:

- *ESD Protection Layout Guide*, [SLVA680](#)
- *Reading and Understanding an ESD Protection Datasheet*, [SLLA305](#)
- *Design Considerations for System-Level ESD Circuit Protection*, [SLYT492](#)

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPD3F303DPVR	ACTIVE	USON	DPV	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6SS	<a href="#">Samples</a>
TPD3F303DQDR	ACTIVE	WSON	DQD	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	6SS	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD3F303DPVR	USON	DPV	8	3000	180.0	8.4	1.84	2.32	0.78	4.0	8.0	Q1
TPD3F303DQDR	WSON	DQD	8	3000	180.0	8.4	1.65	2.0	0.95	4.0	8.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD3F303DPVR	USON	DPV	8	3000	183.0	183.0	20.0
TPD3F303DQDR	WSON	DQD	8	3000	183.0	183.0	20.0

DPV (R-PUSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. SON (Small Outline No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

## THERMAL PAD MECHANICAL DATA

DPV (R-PUSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211680/A 04/11

NOTE: A. All linear dimensions are in millimeters



DQD (R-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



4209732-2/C 12/11

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - SON (Small Outline No-Lead) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- △ Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

# THERMAL PAD MECHANICAL DATA

DQD (R-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at [www.ti.com](http://www.ti.com).

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

Exposed Thermal Pad Dimensions

4209733-2/C 12/11

NOTE: All linear dimensions are in millimeters



4211174-2/B 01/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.