











SNOS694I -MARCH 1995-REVISED SEPTEMBER 2015

LMC6001

LMC6001 Ultra, Ultra-Low Input Current Amplifier

Features

(Maximum Limit, 25°C Unless Otherwise Noted)

Input Current (100% Tested): 25 fA Input Current Over Temperature: 2 pA

Low Power: 750 µA Low Vos: 350 µV

Low Noise: 22 nV/\(\sqrt{Hz}\) at 1 kHz Typical

Applications

Electrometer Amplifiers

Photodiode Preamplifiers

Ion Detectors

A.T.E. Leakage Testing

Description 3

Featuring 100% tested input currents of 25 fA maximum, low operating power, and ESD protection of 2000 V, the LMC6001 device achieves a new industry benchmark for low input current operational By tightly controlling the amplifiers. compound, Texas Instruments is able to offer this ultra-low input current in a lower cost molded package.

To avoid long turnon settling times common in other low input current op amps, the LMC6001A is tested three times in the first minute of operation. Even units that meet the 25-fA limit are rejected if they drift.

Because of the ultra-low input current noise of 0.13 fA/√Hz, the LMC6001 can provide almost noiseless amplification of high resistance signal sources. Adding only 1 dB at 100 k Ω , 0.1 dB at 1 M Ω and 0.01 dB or less from 10 M Ω to 2,000 M Ω , the LMC6001 is an almost noiseless amplifier.

The LMC6001 is ideally suited for electrometer applications requiring ultra-low input leakage such as sensitive photodetection transimpedance amplifiers and sensor amplifiers. Because input referred noise is only 22 nV/VHz, the LMC6001 can achieve higher signal to noise ratio than JFET input type electrometer amplifiers. Other applications of the LMC6001 include long interval integrators, ultra-high input impedance instrumentation amplifiers, and sensitive electrical-field measurement circuits.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
LMCc004	PDIP (8)	9.81 mm × 6.35 mm	
LMC6001	TO-99 (8)	9.08 mm × 9.08 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		7.2 Functional Block Diagram	14
2	Applications 1		7.3 Feature Description	14
3	Description 1		7.4 Device Functional Modes	14
4	Revision History2	8	Applications and Implementation	18
5	Pin Configuration and Functions 3		8.1 Application Information	1
6	Specifications		8.2 Typical Application	10
U	6.1 Absolute Maximum Ratings		8.3 System Example	18
	6.2 ESD Ratings	9	Power Supply Recommendations	19
	6.3 Recommended Operating Conditions	10	Layout	19
	6.4 Thermal Information		10.1 Layout Guidelines	
	6.5 DC Electrical Characteristics for LMC6001AI 4		10.2 Layout Example	20
	6.6 DC Electrical Characteristics for LMC6001BI	11	Device and Documentation Support	
	6.7 DC Electrical Characteristics for LMC6001CI 7		11.1 Documentation Support	
	6.8 AC Electrical Characteristics for LMC6001AIC 9		11.2 Related Links	2
	6.9 AC Electrical Characteristics for LM6001BI9		11.3 Community Resources	2
	6.10 AC Electrical Characteristics for LMC6001CI 10		11.4 Trademarks	2
	6.11 Dissipation Ratings		11.5 Electrostatic Discharge Caution	2
	6.12 Typical Characteristics		11.6 Glossary	2 [.]
7	Detailed Description14	12	, and any of the second	
	7.1 Overview		Information	2 ⁻

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision H (March 2013) to Revision I

Page

Added Pin Functions table ESD Ratings table, Recommended Operating Conditions table, Thermal Information table, Timing Requirements table, Switching Characteristics table, Feature Description section, Device Functional Modes, Parameter Measurement Information section, Detailed Description section, Register Maps section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and


Changes from Revision F (March 2013) to Revision H


Page

Submit Documentation Feedback



5 Pin Configuration and Functions





Pin Functions

	PIN		PIN		1/0	DESCRIPTION
NAME	PDIP NO.	TO-99 NO.	I/O	DESCRIPTION		
CAN	_	8	l	No internal connection; connected to the external casing.		
+IN	3	3	I	Noninverting Input		
-IN	2	2	I	Inverting Input		
NC	1, 5, 8	1, 5		No connection		
OUTPUT	6	6	0	Output		
V+	7	7	_	Positive (higher) power supply		
V-	4	4		Negative (lower) power supply		

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)(1)(2)

	MIN	MAX	Unit	
Differential Input Voltage	±Supply	±Supply Voltage		
Voltage at Input/Output Pin	$(V^+) + 0.3$	(V ⁻) - 0.3	V	
Supply Voltage (V ⁺ - V ⁻)	-0.3	+16	V	
Output Short Circuit to V ⁺	See	(3)(4)		
Output Short Circuit to V ⁻	Circuit to V ⁻ See (3)			
Lead Temperature (Soldering, 10 Sec.)	260		°C	
Junction Temperature	150		°C	
Current at Input Pin	±10		mA	
Current at Output Pin	±30		mA	
Current at Power Supply Pin	40		mA	
Storage Temperature, T _{stg}	-65	150	°C	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Applies to both single supply and split supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely affect reliability.
- (4) Do not connect the output to V⁺, when V⁺ is greater than 13 V or reliability will be adversely affected.



6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)(2)	±2000	V

- 1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) Human body model, 1.5 kΩ in series with 100 pF.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	MAX	UNIT
V_{SS}	Supply input voltage	4.5	15.5	V
TJ	Operating junction temperature	-40	85	°C

6.4 Thermal Information

		LMC	6001	
	THERMAL METRIC ⁽¹⁾	P (PDIP)	LMC (TO-99)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	100	145	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	_	45	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 DC Electrical Characteristics for LMC6001AI

Limits are ensured for $T_J = 25$ °C unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$, and $R_L > 1 \text{ M}$.

DA	DAMETER	TE0:	F CONDITIONS	LM	1C6001AI		
PARAMETER		IES	T CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
	Innuit Current	Either Input, V _{CM} = 0 V,			10	25	
l _B	Input Current	$V_S = \pm 5 \text{ V}$	At the temperature extremes			2000	fA
	Input Offset				5		IA
I _{OS}	Current	At the temperature extrer	mes			1000	
						0.7	
V	Input Offset	At the temperature extrer	mes			1	mV
V _{OS}	Voltage	$V_{S} = \pm 5 \text{ V}, V_{CM} = 0 \text{ V}$				10	IIIV
		v _S - ±3 v, v _{CM} - 0 v	At the temperature extremes			1.35	
TCV_OS	Input Offset Voltage Drift				2.5		μV/°C
R _{IN}	Input Resistance				>1		ΤΩ
CMDD	Common Mode	0 V ≤ V _{CM} ≤ 7.5 V		75	83		
CMRR	Rejection Ratio	V ⁺ = 10 V	At the temperature extremes	72			
	Positive Power			73	83		
+PSRR	Supply Rejection Ratio	5 V ≤ V ⁺ ≤ 15 V	At the temperature extremes	70			dB
	Negative			80	94		
-PSRR	Power Supply Rejection Ratio	0 V ≥ V ⁻ ≥ -10 V	At the temperature extremes	77			
		Coursing B 2 10 (3)		400	1400		
٨	Large Signal	Sourcing, $R_L = 2 k\Omega^{(3)}$		300			\//m\/
A_V	Voltage Gain	Sinking B = 2 kO(3)		180	350	_	V/mV
		Sinking, $R_L = 2 k\Omega^{(3)}$	At the temperature extremes	100	·		

- (1) All limits are specified by testing or statistical analysis.
- (2) Typical values represent the most likely parametric norm.
- (3) $V^{+} = 15 \text{ V}$, $V_{CM} = 7.5 \text{ V}$ and R_{L} connected to 7.5 V. For Sourcing tests, 7.5 V $\leq V_{O} \leq 11.5 \text{ V}$. For Sinking tests, 2.5 V $\leq V_{O} \leq 7.5 \text{ V}$.



DC Electrical Characteristics for LMC6001AI (continued)

Limits are ensured for $T_J = 25^{\circ}\text{C}$ unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$, and $R_L > 1 \text{ M}$.

	DADAMETED	ER TEST CONDITIONS		L	MC6001AI		LINUT	
	PARAMETER			MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
						-0.4	-0.1	
.,	Input Common-	V ⁺ = 5 V and 15 V For	V _{CM} Low	At the temperature extremes			0	V
V _{CM}	Mode Voltage	CMRR ≥ 60 dB			V ⁺ - 2.3	V ⁺ - 1.9		V
			V _{CM} High	At the temperature extremes	V ⁺ - 2.5			
						0.1	0.14	
		$V^{+} = 15 \text{ V}, R_{\perp} = 2 \text{ k}\Omega \text{ to}$	V _O Low	At the temperature extremes			0.17	
		2.5 V			4.8	4.87		
V	Output Swing		V _O High	At the temperature extremes	4.73			V
Vo	Output Swing	$V^{+} = 15 \text{ V}, R_{L} = 2 \text{ k}\Omega \text{ to}$ 7.5 V				0.26	0.35	V
			V _O Low	At the temperature extremes			0.45	
					14.5	14.63		
			V _O High	At the temperature extremes	14.34			
		Sourcing, $V^+ = 5 V$,			16	22		
		$V_O = 0 \text{ V}$	At the temp	perature extremes	10			
		Sinking, $V^+ = 5 V$,			16	21		
Io	Output Current	$V_O = 5 V$	At the temp	perature extremes	13			mA
10	Output Ourient	Sourcing, V ⁺ = 15 V,			28	30		111/5
		$V_O = 0 \text{ V}$	At the temp	perature extremes	22			
		Sinking, $V_{\star}^{+} = 15 \text{ V}$,			28	34		
		$V_{O} = 13 V^{(4)}$	At the temp	perature extremes	22			
		$V^{+} = 5 \text{ V}, V_{O} = 1.5 \text{ V}$				450	750	
Is	Supply Current	- 5 v, vo - 1.5 v	At the temp	perature extremes			900	μA
.2	Supply SulfClit	$V^{+} = 15 \text{ V}, V_{O} = 7.5 \text{ V}$				550	850	μ/ ι
		$V^* = 15 \text{ V}, \text{ V}_0 = 7.5 \text{ V}$		perature extremes			950	

⁽⁴⁾ Do not connect the output to V + , when V + is greater than 13 V or reliability will be adversely affected.



6.6 DC Electrical Characteristics for LMC6001BI

Limits are ensured for $T_J = 25^{\circ}C$ unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$, and $R_I > 1 \text{ M}$.

PARAMETER			ET CONDITI	ONE		LMC6001BI		LINUT
PA	ARAMETER	It	EST CONDITI	ONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
							100	
l _B	Input Current	Either Input, $V_{CM} = 0 V$,	$V_S = \pm 5 V$	At the temperature extremes			4000	fA
los	Input Offset Current	At the temperature extre	mes				2000	
							1.35	
V _{OS}	Input Offset	At the temperature extre	mes				1.7	.,
	Voltage	$V_S = \pm 5 \text{ V}, V_{CM} = 0 \text{ V}$		At the temperature extremes			10	mV
TCV _{OS}	Input Offset Voltage Drift							μV/°(
R _{IN}	Input Resistance							ΤΩ
	Common Mode	0 V ≤ V _{CM} ≤ 7.5 V			72			
CMRR	Rejection Ratio	ection Ratio V ⁺ = 10 V		At the temperature extremes	68			
	Positive Power				66	83		
+PSRR	Supply Rejection Ratio	5 V ≤ V ⁺ ≤ 15 V		At the temperature extremes	63			dB
	Negative Power				74	94		
-PSRR	Supply Rejection Ratio	0 V ≥ V ⁻ ≥ -10 V		At the temperature extremes	71			
					300	1400		
A_V	Large Signal				200			V/mV
_V	Voltage Gain	Sinking, $R_L = 2 k\Omega^{(3)}$		At the temperature	90	350		.,,,,,
		g, <u>.</u>		extremes	60			
			\/ L =			-0.4	-0.1	1
	Input Common-	V ⁺ = 5 V and 15 V For	V _{CM} Low	At the temperature extremes			0	
V_{CM}	Mode Voltage	CMRR ≥ 60 dB			V ⁺ - 2.3	V ⁺ - 1.9		V
			V _{CM} High	At the temperature extremes	V ⁺ - 2.5			
						0.1	0.2	
		$V^{+} = 15 \text{ V}, R_{L} = 2 \text{ k}\Omega \text{ to}$	V _O Low	At the temperature extremes			0.24	
		2.5 V			4.75	4.87		
V-	Output Swing		V _O High	At the temperature extremes	4.67			V
Vo	Output Swing					0.26	0.44	
		$V^{+} = 15 \text{ V}, R_{L} = 2 \text{ k}\Omega \text{ to}$	V _O Low	At the temperature extremes			0.56	
		7.5 V			14.37	14.63		
			V _O High	At the temperature extremes	14.25			

⁽¹⁾ All limits are specified by testing or statistical analysis.

⁽²⁾ Typical values represent the most likely parametric norm.

⁽³⁾ $V^+ = 15 \text{ V}$, $V_{CM} = 7.5 \text{ V}$ and R_L connected to 7.5 V. For Sourcing tests, 7.5 V $\leq V_O \leq 11.5 \text{ V}$. For Sinking tests, 2.5 V $\leq V_O \leq 7.5 \text{ V}$.



DC Electrical Characteristics for LMC6001BI (continued)

Limits are ensured for $T_J = 25^{\circ}\text{C}$ unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$, and $R_I > 1 \text{ M}$.

	DADAMETED	TEST OF	ONDITIONS	L	.MC6001BI		LINIT
	PARAMETER	1551 C	TEST CONDITIONS		TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
		Coursing V [†] EV		13	22		
		Sourcing, $V^+ = 5 V$, $V_O = 0 V$	At the temperature extremes	8			
		Cipling Vt EV		13	21		
	Output Current	Sinking, $V^+ = 5 V$, $V_O = 5 V$	At the temperature extremes	10			mA
IO	Output Current	Sourcing, V ⁺ = 15 V, $V_O = 0 \text{ V}$ Sinking, V ⁺ = 15 V, $V_O = 13 \text{ V}^{(4)}$		23	30		MA
			At the temperature extremes	18			
				23	34		
			At the temperature extremes	18			
					450	750	
	Committee Committee		At the temperature extremes			900	4
I _S	Supply Current				550	850	μΑ
		$V^+ = 15 \text{ V}, V_0 = 7.5 \text{ V}$	At the temperature extremes			950	

⁽⁴⁾ Do not connect the output to V + , when V + is greater than 13 V or reliability will be adversely affected.

6.7 DC Electrical Characteristics for LMC6001CI

Limits are ensured for $T_J = 25$ °C unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$, and $R_L > 1 \text{ M}$.

	DAMETER	TEST COMPLETE	210	I	LMC6001CI		
PA	RAMETER	TEST CONDITIONS		MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
						1000	
I _B	Input Current	Either Input, $V_{CM} = 0 \text{ V}$, $V_{S} = \pm 5 \text{ V}$	At the temperature extremes			4000	fA
I _{OS}	Input Offset Current	At the temperature extremes				2000	
\/	Input Offset					1	mV
Vos	Voltage	$V_{S} = \pm 5 \text{ V}, V_{CM} = 0 \text{ V}$				1.35	IIIV
TCV _{OS}	Input Offset Voltage Drift						μV/°C
R _{IN}	Input Resistance						ΤΩ
	Common Mode	0 V ≤ V _{CM} ≤ 7.5 V		66			
CMRR	Rejection Ratio	V ⁺ = 10 V	At the temperature extremes	63			
	Positive Power			66	83		
+PSRR	Supply Rejection Ratio		At the temperature extremes	63			dB
	Negative		_	74	94		
-PSRR	Power Supply Rejection Ratio	0 V ≥ V ⁻ ≥ -10 V	At the temperature extremes	71			

⁽¹⁾ All limits are specified by testing or statistical analysis.

⁽²⁾ Typical values represent the most likely parametric norm.



DC Electrical Characteristics for LMC6001CI (continued)

Limits are ensured for $T_J = 25$ °C unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$, and $R_1 > 1 M$.

DADAMETER		т.	EST CONDITI		LMC6001CI		LINUT	
Р	ARAMETER	11	EST CONDITION	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
		0 1 0 0 (3)			300	1400		
	Large Signal	Sourcing, $R_L = 2 k\Omega^{(3)}$			200			
A_{\vee}	Voltage Gain	Cialian B 2 LO(3)		At the temperature	90	350		V/mV
		Sinking, $R_L = 2 k\Omega^{(3)}$		extremes	60			
						-0.4	-0.1	
.,	Input Common-	V ⁺ = 5 V and 15 V For	V _{CM} Low	At the temperature extremes			0	V
V _{CM}	Mode Voltage	CMRR ≥ 60 dB			V ⁺ - 2.3	V ⁺ - 1.9		V
			V _{CM} High	At the temperature extremes	V ⁺ - 2.5			
						0.1	0.2	
Vo		$V^{+} = 15 \text{ V}, R_{L} = 2 \text{ k}\Omega \text{ to}$	V _O Low	At the temperature extremes			0.24	
		2.5 V			4.75	4.87		
	Outract Outract		V _O High	At the temperature extremes	4.67			V
	Output Swing	$V^{+} = 15 \text{ V}, R_{L} = 2 \text{ k}\Omega \text{ to}$ 7.5 V				0.26	0.44	V
			V _O Low	V _O Low At the temperature extremes			0.56	
					14.37	14.63		
			V _O High	At the temperature extremes	14.25			
		Sourcing, $V^+ = 5 V$,			13	22		
		$V_O = 0 \text{ V}$		At the temperature extremes	8			
		Sinking, V ⁺ = 5 V, $V_O = 5$ V Sourcing, V ⁺ = 15 V, $V_O = 0$ V Sinking, V ⁺ = 15 V, $V_O = 13$ V ⁽⁴⁾			13	21		mA
ı	Output Current			At the temperature extremes	10			
0	Output Current				23	30		
				At the temperature extremes	18			
					23	34		
				At the temperature extremes	18			
		V ⁺ = 5 V, V _O = 1.5 V				450	750	
	Cumply Current			At the temperature extremes			900	
S	Supply Current					550	850	μΑ
		V ⁺ = 15 V, V _O = 7.5 V		At the temperature extremes			950	

⁽³⁾ $V^+ = 15 \text{ V}$, $V_{CM} = 7.5 \text{ V}$ and R_L connected to 7.5 V. For Sourcing tests, 7.5 V \leq $V_O \leq$ 11.5 V. For Sinking tests, 2.5 V \leq $V_O \leq$ 7.5 V. (4) Do not connect the output to V + , when V + is greater than 13 V or reliability will be adversely affected.



6.8 AC Electrical Characteristics for LMC6001AIC

Limits in standard typeface ensured for $T_J = 25^{\circ}C$ unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$ and $R_L > 1 \text{ M}$.

	DADAMETED	TE01	CONDITIONS	LM				
	PARAMETER	IESI	CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
				0.8	1.5			
SR	Slew Rate	See (3)	At the temperature extremes	0.6			V/µs	
GBW	Gain-Bandwidth Product				1.3		MHz	
ϕf_m	Phase Margin				50		Deg	
G _M	Gain Margin				17		dB	
e _n	Input-Referred Voltage Noise	F = 1 kHz			22		nV/√Hz	
i _n	Input-Referred Current Noise	F = 1 kHz			0.13		fA/√Hz	
THD	Total Harmonic Distortion	$F = 10 \text{ kHz}, A_{V}$ $R_{L} = 100 \text{ k}\Omega,$ $V_{O} = 8 \text{ V}_{PP}$	<i>y</i> = −10,		0.01%			

⁽¹⁾ All limits are specified by testing or statistical analysis.

6.9 AC Electrical Characteristics for LM6001BI

Limits in standard typeface ensured for $T_J = 25^{\circ}C$ unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$ and $R_L > 1 \text{ M}$.

	DADAMETED	TECT	CONDITIONS	L		LINUT	
	PARAMETER	IESI	CONDITIONS	MIN ⁽¹⁾	MIN ⁽¹⁾ TYP ⁽²⁾		UNIT
				0.8	1.5		
SR	Slew Rate	See (3)	At the temperature extremes	0.6			V/µs
GBW	Gain-Bandwidth Product				1.3		MHz
φf _m	Phase Margin				50		Deg
G _M	Gain Margin				17		dB
e _n	Input-Referred Voltage Noise	F = 1 kHz			22		nV/√ Hz
i _n	Input-Referred Current Noise	F = 1 kHz			0.13		fA/√Hz
THD	Total Harmonic Distortion	$F = 10 \text{ kHz}, A_V$ $R_L = 100 \text{ k}\Omega,$ $V_O = 8 \text{ V}_{PP}$	= −10,		0.01%		

⁽¹⁾ All limits are specified by testing or statistical analysis.

⁽²⁾ Typical values represent the most likely parametric norm.

⁽³⁾ V⁺ = 15 V. Connected as Voltage Follower with 10-V step input. Limit specified is the lower of the positive and negative slew rates.

²⁾ Typical values represent the most likely parametric norm.

⁽³⁾ V⁺ = 15 V. Connected as Voltage Follower with 10-V step input. Limit specified is the lower of the positive and negative slew rates.



6.10 AC Electrical Characteristics for LMC6001CI

Limits in standard typeface ensured for $T_J = 25^{\circ}$ C unless otherwise specified. Unless otherwise specified, $V^+ = 5 \text{ V}$, $V^- = 0 \text{ V}$, $V_{CM} = 1.5 \text{ V}$ and $R_1 > 1 \text{ M}$.

	DADAMETED		T CONDITIONS	L				
	PARAMETER	TES	T CONDITIONS	MIN ⁽¹⁾ TYP ⁽²⁾		MAX ⁽³⁾	UNIT	
				0.8	1.5			
SR	Slew Rate	See (4)	At the temperature extremes	0.6			V/µs	
GBW	Gain-Bandwidth Product				1.3		MHz	
φf _m	Phase Margin				50		Deg	
G _M	Gain Margin				17		dB	
e _n	Input-Referred Voltage Noise	F = 1 kHz			22		nV/√Hz	
i _n	Input-Referred Current Noise	F = 1 kHz			0.13		fA/√ Hz	
THD	Total Harmonic Distortion	$F = 10 \text{ kHz}, A$ $R_L = 100 \text{ k}\Omega,$ $V_O = 8 \text{ V}_{PP}$			0.01%			

⁽¹⁾ All limits are specified by testing or statistical analysis.

6.11 Dissipation Ratings

	MIN	MAX	UNIT
Power Dissipation	See (1)		

(1) For operating at elevated temperatures the device must be derated based on the thermal resistance θ_{JA} with $P_D = (T_J - T_A)/\theta_{JA}$.

⁽²⁾ Typical values represent the most likely parametric norm.


All limits are specified by testing or statistical analysis.

V⁺ = 15 V. Connected as Voltage Follower with 10-V step input. Limit specified is the lower of the positive and negative slew rates.



6.12 Typical Characteristics

 $V_S = \pm 7.5 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise specified}$




Copyright © 1995–2015, Texas Instruments Incorporated Submit

ISTRUMENTS

Typical Characteristics (continued)

 $V_S = \pm 7.5 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ unless otherwise specified}$







Figure 7. Input Voltage Noise vs. Frequency






Figure 8. Noise Figure vs. Source Resistance




Figure 9. Output Characteristics Sourcing Current




Figure 10. Output Characteristics Sinking Current




Figure 11. Gain and Phase Response vs. Temperature (-55°C to +125°C)


Figure 12. Gain and Phase Response vs. Capacitive Load

Submit Documentation Feedback



Typical Characteristics (continued)

 $V_S = \pm 7.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, unless otherwise specified







Figure 13. Open-Loop Frequency Response



 ${\rm TIME}\,({\rm 1}\,\mu{\rm s/Div})$







Figure 16. Noninverting Small Signal Pulse Response

TIME (1 µs/Div)








Figure 17. Noninverting Large Signal Pulse Response

TIME (1 μ s/Div)

Figure 18. Stability vs. Capacitive Load




7 Detailed Description

7.1 Overview

LMC6001 has an extremely low input current of 25 fA. In addition, its ultra-low input current noise of 0.13 fA/ $\sqrt{\text{Hz}}$ allows almost noiseless amplification of high-resistance signal sources. LMC6001 is ideally suited for electrometer applications requiring ultra-low input leakage current such as sensitive photodetection transimpedance amplifiers and sensor amplifiers.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Amplifier Topology

The LMC6001 incorporates a novel op amp design topology that enables it to maintain rail-to-rail output swing even when driving a large load. Instead of relying on a push-pull unity gain output buffer stage, the output stage is taken directly from the internal integrator, which provides both low output impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability over a wider range of operating conditions than traditional op amps. These features make the LMC6001 both easier to design with, and provide higher speed than products typically found in this low-power class.

7.3.2 Latch-Up Prevention

CMOS devices tend to be susceptible to latch-up due to their internal parasitic SCR effects. The (I/O) input and output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate lead. The LMC6001 is designed to withstand 100-mA surge current on the I/O pins. Some resistive method should be used to isolate any capacitance from supplying excess current to the I/O pins. In addition, like an SCR, there is a minimum holding current for any latch-up mode. Limiting current to the supply pins will also inhibit latch-up susceptibility.

7.4 Device Functional Modes

The LMC6001 has a single functional mode and operates according to the conditions listed in *Recommended Operating Conditions*.



8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Compensating For Input Capacitance

It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the LMC6001.

Although the LMC6001 is highly stable over a wide range of operating conditions, certain precautions must be met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors with even small values of input capacitance, due to transducers, photodiodes, and printed-circuit-board parasitics, reduce phase margins.

When high input impedances are demanded, TI suggests guarding the LMC6001. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well. See Printed-Circuit-Board Layout For High-Impedance Work.

The effect of input capacitance can be compensated for by adding a capacitor, C_f, around the feedback resistors (as in Figure 19) such that:

$$\frac{1}{2\pi R_1 C_{IN}} \ge \frac{1}{2\pi R_2 C_f} \tag{1}$$

or

$$R_1 C_{IN} \le R_2 C_f \tag{2}$$

Because it is often difficult to know the exact value of C_{IN} , C_f can be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 (SNOSBZ3) and LMC662 (SNOSC51) for a more detailed discussion on compensating for input capacitance.




Figure 19. Cancelling the Effect of Input Capacitance

8.1.2 Capacitive Load Tolerance

All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor is normally included in this integrator stage. The frequency location of the dominant pole is affected by the resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate resistive load in parallel with the capacitive load. See *Typical Characteristics*.

Direct capacitive loading will reduce the phase margin of many op amps. A pole in the feedback loop is created by the combination of the output impedance of the op amp and the capacitive load. This pole induces phase lag at the unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 20.



Application Information (continued)




Figure 20. LMC6001 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads

In the circuit of Figure 20, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the inverting input of the amplifier, thereby preserving phase margin in the overall feedback loop.

Capacitive load driving capability is enhanced by using a pullup resistor to V⁺ (Figure 21). Typically a pullup resistor conducting 500 μ A or more will significantly improve capacitive load responses. The value of the pullup resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open-loop gain of the amplifier can also be affected by the pullup resistor. See DC Electrical Characteristics for LMC6001AI.




Figure 21. Compensating for Large Capacitive Loads With a Pullup Resistor

8.2 Typical Application

The extremely high input resistance, and low power consumption, of the LMC6001 make it ideal for applications that require battery-powered instrumentation amplifiers. Examples of these types of applications are hand-held pH probes, analytic medical instruments, electrostatic field detectors and gas chromotographs.




Figure 22. Typical Application Schematic, LMC6001



Typical Application (continued)


8.2.1 Two Op Amp, Temperature Compensated Ph Probe Amplifier

The signal from a pH probe has a typical resistance between 10 M Ω and 1000 M Ω . Because of this high value, it is very important that the amplifier input currents be as small as possible. The LMC6001 with less than 25-fA input current is an ideal choice for this application.

The LMC6001 amplifies the probe output providing a scaled voltage of ±100 mV/pH from a pH of 7. The second op amp, a micropower LMC6041 provides phase inversion and offset so that the output is directly proportional to pH, over the full range of the probe. The pH reading can now be directly displayed on a low-cost, low-power digital panel meter. Total current consumption will be about 1 mA for the whole system.

The micropower dual-operational amplifier, LMC6042, would optimize power consumption but not offer these advantages:

- 1. The LMC6001A ensures a 25-fA limit on input current at 25°C.
- 2. The input ESD protection diodes in the LMC6042 are only rated at 500 V while the LMC6001 has much more robust protection that is rated at 2000 V.



R1 100 k + 3500 ppm/°C

R2 68.1 k

R3, 85 k

R4, 9 100 k

R5 36.5 k

R6 619 k

R7 97.6 k

D1 LM4040D1Z-2.5

C1 2.2 µF

(2) $\mu\Omega$ style 137 or similar

Figure 23. Ph Probe Amplifier

8.2.1.1 Design Requirements

The theoretical output of the standard Ag/AgCl pH probe is 59.16 mV/pH at 25°C with 0 V out at a pH of 7.00. This output is proportional to absolute temperature. To compensate for this, a temperature-compensating resistor, R1, is placed in the feedback loop. This cancels the temperature dependence of the probe. This resistor must be mounted where it will be at the same temperature as the liquid being measured.

8.2.1.2 Detailed Design Procedure


The set-up and calibration is simple with no interactions to cause problems.



Typical Application (continued)

- 1. Disconnect the pH probe and with R3 set to about mid-range and the noninverting input of the LMC6001 grounded, adjust R8 until the output is 700 mV.
- 2. Apply -414.1 mV to the noninverting input of the LMC6001. Adjust R3 for and output of 1400 mV. This completes the calibration. As real pH probes may not perform exactly to theory, minor gain and offset adjustments should be made by trimming while measuring a precision buffer solution.


8.2.1.3 Application Curve



8.3 System Example

8.3.1 Ultra-Low Input Current Instrumentation Amplifier

Figure 25 shows an instrumentation amplifier that features high-differential and common-mode input resistance (>10¹⁴ Ω), 0.01% gain accuracy at A_V = 1000, excellent CMRR with 1-M Ω imbalance in source resistance. Input current is less than 20 fA and offset drift is less than 2.5 μ V/°C. R₂ provides a simple means of adjusting gain over a wide range without degrading CMRR. R₇ is an initial trim used to maximize CMRR without using super precision matched resistors. For good CMRR over temperature, low-drift resistors should be used.



If
$$R_1 = R_5$$
, $R_3 = R_6$, and $R_4 = R_7$; then $\frac{V_{OUT}}{V_{UN}} = \frac{R_2 + 2R_1}{R_2} \times \frac{R_4}{R_3}$

∴ A_V ≈ 100 for circuit shown (R_2 = 9.85k).

Figure 25. Instrumentation Amplifier



9 Power Supply Recommendations

See the *Recommended Operating Conditions* for the minimum and maximum values for the supply input voltage and operating junction temperature.

10 Layout

10.1 Layout Guidelines

10.1.1 Printed-Circuit-Board Layout For High-Impedance Work

It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires special layout of the PCB. When one wishes to take advantage of the ultra-low bias current of the LMC6001, typically less than 10 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PCB, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or contamination, the surface leakage will be appreciable.

To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the inputs of the LMC6001 and the terminals of capacitors, diodes, conductors, resistors, relay terminals, and so forth, connected to the inputs of the op amp, as in Figure 30. To have a significant effect, guard rings must be placed on both the top and bottom of the PCB. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier inputs, because no leakage current can flow between two points at the same potential. For example, a PCB trace-to-pad resistance of $10 \text{ T}\Omega$, which is normally considered a very large resistance, could leak 5 pA if the trace were a 5-V bus adjacent to the pad of the input.

This would cause a 500 times degradation from the LMC6001's actual performance. If a guard ring is used and held within 1 mV of the inputs, then the same resistance of 10 T Ω will only cause 10 fA of leakage current. Even this small amount of leakage will degrade the extremely low input current performance of the LMC6001. See Figure 28 for typical connections of guard rings for standard op amp configurations.




Figure 26. Inverting Amplifier




Figure 27. Noninverting Amplifier





Figure 28. Typical Connections Of Guard Rings



Layout Guidelines (continued)

The designer should be aware that when it is inappropriate to lay out a PCB for the sake of just a few circuits, there is another technique which is even better than a guard ring on a PCB: Do not insert the input pin of the amplifier into the board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may have to forego some of the advantages of PCB construction, but the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 29.



(Input pins are lifted out of PCB and soldered directly to components. All other pins connected to PCB).

Figure 29. Air Wiring

Another potential source of leakage that might be overlooked is the device package. When the LMC6001 is manufactured, the device is always handled with conductive finger cots. This is to assure that salts and skin oils do not cause leakage paths on the surface of the package. We recommend that these same precautions be adhered to, during all phases of inspection, test and assembly.

10.2 Layout Example




Figure 30. Examples Of Guard Ring In PCB Layout



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following:

- LMC660 CMOS Quad Operational Amplifier, SNOSBZ3
- LMC662 CMOS Dual Operational Amplifier, SNOSC51

11.2 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
LMC6001	Click here	Click here	Click here	Click here	Click here	

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

29-Jun-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LMC6001AIN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LMC6001 AIN	Samples
LMC6001BIN/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	-40 to 85	LMC6001 BIN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





29-Jun-2017

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.