

Order

Now





SCDS177B-OCTOBER 2004-REVISED AUGUST 2018

# Single 5-Ω SP3T Analog Switch 5-V/3.3-V 3:1 Multiplexer/Demultiplexer

Technical

Documents

#### 1 Features

- Specified Break-Before-Make Switching
- Low ON-State Resistance
- High Bandwidth
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

#### 2 Applications

- **Cell Phones**
- **PDAs**
- Portable Instrumentation

# 3 Description

Tools &

Software

The TS5A3357 is a high-performance, 1-channel 3:1 analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and low input/output capacitance and, thus, causes a low signal distortion. The break-before-make feature allows transferring of a signal from one port to another, with a minimal signal distortion. This device also offers a low charge injection which makes this device suitable for high-performance audio and data acquisition systems.

Support &

Community

20

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TS5A3357	VSSOP (8)	2.3 mm x 2 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# Logic Diagram





Product Folder Links: TS5A3357

# **Table of Contents**

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings 5
	7.2	ESD Ratings5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics for 5-V Supply 6
	7.6	Electrical Characteristics for 3.3-V Supply
	7.7	Electrical Characteristics for 2.5-V Supply 10
	7.8	Electrical Characteristics for 1.8-V Supply 12
	7.9	Typical Characteristics 14
8	Para	ameter Measurement Information 16
9	Deta	ailed Description 20
	9.1	Overview 20

	9.2	Functional Block Diagram	20
	9.3	Feature Description	20
	9.4	Device Functional Modes	20
10	App	lication and Implementation	21
	10.1	Application Information	21
	10.2	Typical Application	21
11	Pow	er Supply Recommendations	22
12	Layo	put	23
	12.1	Layout Guidelines	23
	12.2	Layout Example	23
13	Devi	ce and Documentation Support	24
	13.1	Device Support	24
	13.2	Documentation Support	24
	13.3	Receiving Notification of Documentation Updates	24
	13.4	Community Resources	24
	13.5	Trademarks	24
	13.6	Electrostatic Discharge Caution	24
	13.7	Glossary	24
14	Mec	hanical, Packaging, and Orderable	
	Infor	mation	24

# **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision A (December 2007) to Revision B

Added Device Information table, ESD Ratings table, Recommended Operating Conditions table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section ......1

# EXAS **ISTRUMENTS**

www.ti.com

Page



SCDS177B-OCTOBER 2004-REVISED AUGUST 2018

www.ti.com

# 5 Device Comparison Table

Configuration	Triple 3:1 Multiplexer/ Demultiplexer (1 × SP3T)
Number of channels	1
ON-state resistance (r <sub>on</sub> )	5 Ω
ON-state resistance match ( $\Delta r_{on}$ )	0.1 Ω
ON-state resistance flatness (ron(flat))	6.5 Ω
Turn-on/turn-off time (t <sub>ON</sub> /t <sub>OFF</sub> )	6.5 ns/3.7 ns
Break-before-make time (t <sub>BBM</sub> )	0.5 ns
Charge injection (Q <sub>C</sub> )	3.4 pC
Bandwidth (BW)	334 MHz
OFF isolation (O <sub>ISO</sub> )	-82 dB at 10 MHz
Crosstalk (X <sub>TALK</sub> )	-62 dB at 10 MHz
Total harmonic distortion (THD)	0.05%
Leakage current (I <sub>COM(OFF)</sub> )	±1 μA

# Table 1. Summary of Characteristics<sup>(1)</sup>

(1)  $V_+ = 5 V, T_A = 25^{\circ}C$ 



# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN		DESCRIPTION				
NAME	NO.	DESCRIPTION				
NO0	1	Normally open				
NO1	2	Normally open				
NO2	3	Normally open				
GND	4	Digital ground				
IN2	5	Digital control to connect COM to NO				
IN1	6	Digital control to connect COM to NO				
СОМ	7	Common				
V+	8	Power supply				

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage range <sup>(2)</sup>			6.5	V
V <sub>NO</sub> V <sub>COM</sub>	Analog voltage range <sup>(2) (3) (4)</sup>		-0.5	V <sub>+</sub> + 0.5	V
I <sub>K</sub>	Analog port diode current	$V_{NO}$ , $V_{COM}$ < 0 or $V_{NO}$ , $V_{COM}$ > $V_{+}$	-50	50	mA
I <sub>NO</sub> I <sub>COM</sub>	On-state switch current	$V_{NO}$ , $V_{COM} = 0$ to $V_{+}$	-100	100	mA
VI	Digital input voltage range <sup>(2)</sup> (3)		-0.5	6.5	V
I <sub>IK</sub>	Digital input clamp current	V <sub>1</sub> < 0	-50		mA
I+	Continuous current through V <sub>+</sub>			100	mA
I <sub>GND</sub>	Continuous current through GND		-100	100	mA
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) This value is limited to 5.5 V maximum.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>+</sub>	Supply voltage range	1.65	5.5	
V <sub>NO</sub> V <sub>COM</sub>	Analog voltage range	0	V <sub>+</sub>	V
VI	Digital input voltage range	0	5.5	

#### 7.4 Thermal Information

		TS5A3357	
	THERMAL METRIC <sup>(1)</sup>	DCU (VSSOP)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	206.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	78.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	85.3	°C/W
ΤιΨ	Junction-to-top characterization parameter	7.3	°C/W
ΨJB	Junction-to-board characterization parameter	84.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

**ISTRUMENTS** 

**EXAS** 

# 7.5 Electrical Characteristics for 5-V Supply<sup>(1)</sup>

PARAMETER	SYMBOL	TEST CO	NDITIONS	T <sub>A</sub>	V.	MIN	ТҮР	MAX	UNIT													
Analog Switch																						
Peak ON resistance	r <sub>peak</sub>	$0 \le V_{NO} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 13	Full	4.5 V			15	Ω													
		V <sub>NO</sub> = 0,		25°C			5	7														
		$I_{COM} = 30 \text{ mA}$		Full				7														
ON-state resistance	r	$V_{NO} = 2.4 V,$	Switch ON,	25°C	45 V		6	12	0													
ON-State resistance	on	$I_{COM} = -30 \text{ mA}$	See Figure 13	Full	4.5 V			12	52													
		$V_{NO} = 4.5 V,$		25°C			7	15														
		$I_{COM} = -30 \text{ mA}$		Full				15														
ON-state resistance match between channels	$\Delta r_{on}$	V <sub>NO</sub> = 3.15 V, I <sub>COM</sub> = -30 mA,	Switch ON, See Figure 13	25°C	4.5 V		0.1		Ω													
ON-state resistance flatness	r <sub>on(flat)</sub>	$0 \le V_{NO} \le V_+,$ $I_{COM} = -30 \text{ mA},$	Switch ON, See Figure 13	25°C	5 V		6.5		Ω													
NO	1	$V_{NO} = 0$ to $V_+$ ,	Switch OFF,	25°C	5 5 V	-0.1		0.1														
OFF leakage current	INO(OFF)	$V_{COM} = V_{+}$ to 0	See Figure 14	Full	5.5 V	-1		1	μА													
COM	I <sub>COM(OFF)</sub>	ent I <sub>COM(OFF)</sub>	$V_{COM} = 0$ to $V_+$ ,	Switch OFF,	25°C	0	-0.1		0.1													
OFF leakage current			COM(OFF)	COM(OFF)	COM(OFF)	ICOM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	COM(OFF)	$V_{NO} = V_+$ to 0,	See Figure 14	Full	0	-1	
NO	hieren	$V_{NO} = 0$ to $V_+$ ,	Switch ON,	25°C	55V	-0.1		0.1														
ON leakage current	'NO(ON)	V <sub>COM</sub> = Open,	See Figure 14	Full	5.5 V	-1		1	μη													
COM	laarvan	V <sub>NO</sub> = Open,	Switch ON,	25°C	55V	-0.1		0.1	ıμΔ													
ON leakage current	COM(ON)	$V_{COM} = 0$ to $V_+$ ,	See Figure 14	Full	5.5 V	-1		1	μΛ													
<b>Digital Control Input</b>	s (IN1, IN2) <sup>(</sup>	2)																				
Input logic high	V <sub>IH</sub>			Full		$V_+ \times 0.7$		5.5	V													
Input logic low	V <sub>IL</sub>			Full		0		$V_+ \times 0.3$	V													
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	$V_{I} = 5.5 \text{ V or } 0$		25°C Full	5.5 V			0.1 1	μA													

(1)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)



SCDS177B-OCTOBER 2004-REVISED AUGUST 2018

# Electrical Characteristics for 5-V Supply<sup>(1)</sup> (continued)

 $V_{+} = 4.5 \text{ V}$  to 5.5 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		TA	V.+	MIN	TYP	MAX	UNIT		
Dynamic											
Turn on time		$V_{NO} = V_+ \text{ or GND},$	$C_1 = 50 \text{ pF},$	25°C	5 V	1.5		6.5			
Turn-on time	ton	$R_L = 500 \Omega$ ,	See Figure 16	Full	4.5 V to 5.5 V	1.5		7	ns		
T		$V_{NO} = V_{+}$ or GND,	$C_{1} = 50 \text{ pF},$	25°C	5 V	0.8		3.7			
I urn-off time	tOFF	$R_L = 500 \Omega$ ,	See Figure 16	Full	4.5 V to 5.5 V	0.8		7	ns		
Break-before-		$V_{NO} = V_+,$	$C_{L} = 50 \text{ pF},$	25°C	5 V	0.5			~~~		
make time	<sup>L</sup> BBM	$R_L = 50 \Omega$ ,	See Figure 17	Full	4.5 V to 5.5 V $$	0.5			ns		
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, C <sub>L</sub> = 0.1 nF,	See Figure 21	25°C	5 V		3.4		рС		
NO OFF capacitance	C <sub>NO(OFF)</sub>	$V_{NO} = V_+ \text{ or GND},$ Switch OFF,	See Figure 15	25°C	5 V		4.5		pF		
COM OFF capacitance	$C_{\text{COM(OFF)}}$	$V_{NO} = V_+ \text{ or GND},$ Switch OFF,	See Figure 15	25°C	5 V		10.5		pF		
NO ON capacitance	C <sub>NO(ON)</sub>	$V_{NO} = V_{+} \text{ or GND},$ Switch ON,	See Figure 15	25°C	5 V		17		pF		
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 15	25°C	5 V		17		pF		
Digital input capacitance	CI	$V_I = V_+ \text{ or } GND,$	See Figure 15	25°C	5 V		3		pF		
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 18	25°C	4.5 V to 5.5 V		334		MHz		
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch OFF, See Figure 19	25°C	4.5 V to 5.5 V		-82		dB		
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch ON, See Figure 20	25°C	4.5 V to 5.5 V		-62		dB		
Supply											
Positive supply			Switch ON or	25°C	551			1			
current	I <sub>+</sub>	I <sub>+</sub>	I <sub>+</sub>	$v_{l} = v_{+} \text{ or GND},$	OFF	Full	5.5 V			10	μA



# 7.6 Electrical Characteristics for 3.3-V Supply<sup>(1)</sup>

	V T 4000 to	0500 (	
$V_{+} = 3 V to 3.6$	$V, I_A = -40^{\circ}$ C to	0 85°C (uniess	otherwise noted)

PARAMETER	SYMBOL	TEST C	ONDITIONS	TA	V.	MIN	ТҮР	MAX	UNIT
Analog Switch									
Peak ON resistance	r <sub>peak</sub>	$\begin{array}{l} 0 \leq V_{\rm NO} \leq V_{+}, \\ I_{\rm COM} = -24 \ {\rm mA}, \end{array}$	Switch ON, See Figure 13	Full	3 V			25	Ω
		$V_{NO} = 0 V,$		25°C			6.5	9	
ON state resistance	r	$I_{COM} = 24 \text{ mA}$	Switch ON,	Full	2 \/			9	0
UN-State resistance	Ion	$V_{NO} = 3 V,$	See Figure 13	25°C	3 V		9	20	12
		$I_{COM} = -24 \text{ mA}$		Full				20	
ON-state resistance match between channels	$\Delta r_{on}$	V <sub>NO</sub> = 2.1 V, I <sub>COM</sub> = -24 mA,	Switch ON, See Figure 13	25°C	3 V		0.1		Ω
ON-state resistance flatness	r <sub>on(flat)</sub>	$\begin{array}{l} 0 \leq V_{\rm NO} \leq V_{+}, \\ I_{\rm COM} = -24 \ {\rm mA}, \end{array}$	Switch ON, See Figure 13	25°C	3.3 V		13.5		Ω
NO		$V_{NO} = 0$ to $V_{+}$ ,	Switch OFF,	25°C	261/	-0.1		0.1	
OFF leakage current	INO(OFF)	$V_{COM} = V_+$ to 0	See Figure 14	Full	3.0 V	-1		1	μA
COM	1	$V_{COM} = 0$ to $V_+$ ,	Switch OFF,	25°C	2 6 V	-0.1		0.1	
OFF leakage current	COM(OFF)	$V_{NO} = V_+$ to 0,	See Figure 14	Full	5.0 V	-1		1	μΑ
NO	1	$V_{NO} = 0$ to $V_+$ ,	Switch ON,	25°C	2 6 V	-0.1		0.1	
ON leakage current	INO(ON)	$V_{COM} = V_+$ to 0,	See Figure 14	Full	5.0 V	-1		1	μA
COM	1	V <sub>NO</sub> = Open,	Switch ON,	25°C	2 6 V	-0.1		0.1	
ON leakage current	COM(ON)	$V_{COM} = 0$ to $V_+$ ,	See Figure 14	Full	5.0 V	-1		1	μA
Digital Control Input	s (IN1, IN2)	(2)							
Input logic high	V <sub>IH</sub>			Full		V <sub>+</sub> × 0.7		5.5	V
Input logic low	V <sub>IL</sub>			Full		0		$V_+ \times 0.3$	V
Input leakage				25°C	261/	-1		0.1	
current	ΠΗ, ΠL	vi = 5.5 v 0i 0		Full	3.0 V			1	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

 (2) All unused digital inputs of the device must be held at V<sub>+</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# Electrical Characteristics for 3.3-V Supply<sup>(1)</sup> (continued)

 $V_{\star}$  = 3 V to 3.6 V,  $T_{A}$  = –40°C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	ONDITIONS	TA	V.	MIN	TYP	MAX	UNIT
Dynamic									
		$V_{NO} = V_{+} \text{ or}$	$C_{\rm L} = 50  \rm pF$	25°C	3.3 V	2		9.5	
Turn-on time	t <sub>ON</sub>	GND, R <sub>L</sub> = 500 Ω,	See Figure 16	Full	3 V to 3.6 V	2		11	ns
		$V_{NO} = V_{+}$ or	$C_{1} = 50 \text{ pF}.$	25°C	3.3 V	1.3		5.1	
I urn-off time	t <sub>OFF</sub>	GND, R <sub>L</sub> = 500 Ω,	See Figure 16	Full	3 V to 3.6 V	1.5		5.5	ns
Break-before-	<b>t</b>	$V_{NO} = V_+,$	C <sub>L</sub> = 50 pF,	25°C	3.3 V	0.5			nc
make time	чввм	$R_L = 50 \Omega$ ,	See Figure 17	Full	3 V to 3.6 V	0.5			115
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, C <sub>L</sub> = 0.1 nF,	See Figure 21	25°C	3.3 V		1.75		рС
NO OFF capacitance	C <sub>NO(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See Figure 15	25°C	3.3 V		4.5		pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See Figure 15	25°C	3.3 V		10.5		pF
NO ON capacitance	C <sub>NO(ON)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 15	25°C	3.3 V		17		pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_+ \text{ or}$ GND, Switch ON,	See Figure 15	25°C	3.3 V		17		pF
Digital input capacitance	CI	$V_I = V_+ \text{ or GND},$	See Figure 15	25°C	3.3 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 18	25°C	3 V to 3.6 V		327		MHz
OFF isolation	O <sub>ISO</sub>	R <sub>L</sub> = 50 Ω, f = 10 MHz,	Switch OFF, See Figure 19	25°C	3 V to 3.6 V		-82		dB
Crosstalk	X <sub>TALK</sub>	R <sub>L</sub> = 50 Ω, f = 10 MHz,	Switch ON, See Figure 20	25°C	3 V to 3.6 V		-62		dB
Supply									
Positive supply current	I+	$V_I = V_+ \text{ or } GND,$	Switch ON or OFF	25°C Full	3.6 V			1 10	μA

ÈXAS NSTRUMENTS

www.ti.com

1

7.7 Electrical	Charact	eristics for 2	.5-V Supply <sup>(1)</sup>	) d\					
$V_+ = 2.3 \vee 10 2.7 \vee$	$\mathbf{SYMBOL}$		SS otherwise note	a) <b>T</b> ₄	V.	MIN	TYP	MAX	UNIT
Analog Switch				~					1
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub>					0		V <sub>+</sub>	V
Peak ON resistance	r <sub>peak</sub>	$\begin{array}{l} 0 \leq V_{\rm NO} \leq V_{+}, \\ I_{\rm COM} = -8 \ {\rm mA}, \end{array}$	Switch ON, See Figure 13	Full	2.3 V			50	Ω
		$V_{NO} = 0 V,$		25°C			8	12	
ON-state	r	$I_{COM} = 8 \text{ mA}$	Switch ON,	Full	221/			12	0
resistance	on	V <sub>NO</sub> = 2.3 V,	See Figure 13	25°C	2.5 V		11	30	12
		$I_{COM} = -8 \text{ mA}$		Full				30	
ON-state resistance match between channels	$\Delta r_{on}$	$V_{NO} = 1.8 \text{ V},$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	25°C	2.3 V		0.3		Ω
ON-state resistance flatness	r <sub>on(flat)</sub>	$0 \le V_{NO} \le V_+,$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 13	25°C	2.5 V		39		Ω
NO	_	$V_{NO} = 0$ to $V_{NO}$	Switch OFF.	25°C		-0.1		0.1	_
OFF leakage current	I <sub>NO(OFF)</sub>	$V_{COM} = V_+$ to 0	See Figure 14	Full	2.7 V	-1		1	μA
COM		$V_{COM} = 0$ to $V_{L}$	Switch OFF.	25°C		-0.1		0.1	
OFF leakage current	I <sub>COM(OFF)</sub>	$V_{\rm NO} = V_+$ to 0,	See Figure 14	Full	2.7 V	-1		1	μA
NO		$V_{NO} = 0$ to $V_{c}$	Switch ON	25°C		-0.1		0.1	
ON leakage current	I <sub>NO(ON)</sub>	$V_{\rm COM} = V_+ \text{ to } 0,$	See Figure 14	Full	2.7 V	-1		1	μA
COM		Vuo = Open	Switch ON	25°C		-0.1		0.1	-
ON leakage current	I <sub>COM(ON)</sub>	$V_{\text{COM}} = 0$ to $V_+$ ,	See Figure 14	Full	2.7 V	-1		1	μA
<b>Digital Control Inp</b>	uts (IN1, IN2	2) <sup>(2)</sup>							
Input logic high	VIH			Full		V <sub>+</sub> × 0.75		5.5	V
Input logic low	V <sub>IL</sub>			Full		0		V <sub>+</sub> × 0.25	V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>1</sub> = 5.5 V or 0		25°C Full	2.7 V			0.1	μA

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

All unused digital inputs of the device must be held at  $V_+$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004. (2)

Full



#### SCDS177B-OCTOBER 2004-REVISED AUGUST 2018

#### www.ti.com

# Electrical Characteristics for 2.5-V Supply<sup>(1)</sup> (continued)

 $V_{+} = 2.3 \text{ V}$  to 2.7 V,  $T_{A} = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CC	NDITIONS	TA	V.	MIN	TYP	TYP MAX	
Dynamic									
		$V_{NO} = V_{+} \text{ or}$	$C_{\rm L} = 50  \rm pF$	25°C	2.5 V	3		15	
Turn-on time	t <sub>ON</sub>	GND, R <sub>L</sub> = 500 Ω,	See Figure 16	Full	2.3 V to 2.7 V	3		16.5	ns
		$V_{NO} = V_{+} \text{ or}$	$C_{L} = 50 \text{ pF}$	25°C	2.5 V	2		7.2	
Turn-off time	t <sub>OFF</sub>	GND, R <sub>L</sub> = 500 Ω,	See Figure 16	Full	2.3 V to 2.7 V	2		7.8	ns
Break-before-	<b>t</b>	$V_{NO} = V_+,$	C <sub>L</sub> = 50 pF,	25°C	2.5 V	0.5			nc
make time	чввм	$R_L = 50 \Omega$ ,	See Figure 17	Full	2.3 V to 2.7 V	0.5			115
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, C <sub>L</sub> = 0.1 nF,	See Figure 21	25°C	2.5 V		1.15		рС
NO OFF capacitance	C <sub>NO(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See Figure 15	25°C	2.5 V		4.5		pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch OFF,	See Figure 15	25°C	2.5 V		10.5		pF
NO ON capacitance	C <sub>NO(ON)</sub>	V <sub>NO</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 15	25°C	2.5 V		17		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>+</sub> or GND, Switch ON,	See Figure 15	25°C	2.5 V		17		pF
Digital input capacitance	CI	$V_I = V_+ \text{ or GND},$	See Figure 15	25°C	2.5 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 18	25°C	2.3 V to 2.7 V		320		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega,$ f = 10 MHz,	Switch OFF, See Figure 19	25°C	2.3 V to 2.7 V		-81		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 10 MHz,	Switch ON, See Figure 20	25°C	2.3 V to 2.7 V		-61		dB
Supply									
Positive supply			Switch ON or	25°C	271/			1	ıιΔ
current	'+	$v_1 = v_+$ or GND,	OFF	Full	2.1 V			10	μΛ

EXAS NSTRUMENTS

www.ti.com

# 7.8 Electrical Characteristics for 1.8-V Supply<sup>(1)</sup>

PARAMETER	SYMBOL	TEST CO	ONDITIONS	T <sub>A</sub>	۷,	MIN	TYP	MAX	UNIT
Analog Switch									
Analog signal range	$V_{COM}, V_{NO}$					0		V+	V
Peak ON resistance	r <sub>peak</sub>	$0 \le V_{NO} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 13	Full	1.65 V			150	Ω
		$V_{NO} = 0 V,$		25°C			10	20	
ON-state	r	$I_{COM} = 4 \text{ mA}$	Switch ON,	Full	1.65 V			20	0
resistance	on	V <sub>NO</sub> = 1.8 V,	See Figure 13	25°C	1.03 V		17	50	12
		$I_{COM} = -4 \text{ mA}$		Full				50	
ON-state resistance match between channels	$\Delta r_{on}$	V <sub>NO</sub> = 1.15 V, I <sub>COM</sub> = -4 mA,	Switch ON, See Figure 13	25°C	1.65 V		0.3		Ω
ON-state resistance flatness	r <sub>on(flat)</sub>	$0 \le V_{NO} \le V_+,$ $I_{COM} = -4 \text{ mA},$	Switch ON, See Figure 13	25°C	1.8 V		140		Ω
NO		$V_{NO} = 0$ to $V_{NO}$	Switch OFF.	25°C		-0.1		0.1	
OFF leakage current	I <sub>NO(OFF)</sub>	$V_{COM} = V_+$ to 0	See Figure 14	Full	1.95 V	-1		1	μA
COM		$V_{COM} = 0$ to $V_{+}$ .	Switch OFF.	25°C	4.05.14	-0.1		0.1	
OFF leakage current	ICOM(OFF)	$V_{NO} = V_+$ to 0,	See Figure 14	Full	1.95 V	-1		1	μA
NO		$V_{NO} = 0$ to $V_{+}$ .	Switch ON.	25°C	4.05.14	-0.1		0.1	
ON leakage current	I <sub>NO(ON)</sub>	$V_{COM} = V_+$ to 0,	See Figure 14	Full	1.95 V	-1		1	μA
COM		V <sub>NO</sub> = Open.	Switch ON	25°C		-0.1		0.1	
ON leakage current	I <sub>COM(ON)</sub>	$V_{COM} = 0$ to $V_+$ ,	See Figure 14	Full	1.95 V	-1		1	μA
Digital Control Inpu	uts (IN1, IN2)	(2)							
Input logic high	V <sub>IH</sub>			Full		V <sub>+</sub> × 0.75		5.5	V
Input logic low	V <sub>IL</sub>			Full		0		$V_{+} \times 0.25$	V
Input leakage current	I <sub>IH</sub> , I <sub>IL</sub>	V <sub>I</sub> = 5.5 V or 0		25°C	1.95 V			0.1	μA

V = 1.65 V to 1.95 V T<sub>2</sub> = -40°C to 85°C (unless otherwise noted)

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
All unused digital inputs of the device must be held at V<sub>+</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCDS177B-OCTOBER 2004-REVISED AUGUST 2018

#### www.ti.com

# Electrical Characteristics for 1.8-V Supply<sup>(1)</sup> (continued)

 $V_{+} = 1.65$  V to 1.95 V,  $T_{A} = -40^{\circ}$ C to 85°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CON	DITIONS	TA	۷.	MIN	TYP	MAX	UNIT
Dynamic									
				25°C	1.8 V	5		32	
Turn-on time	t <sub>ON</sub>	$v_{NO} = v_+ \text{ or GND},$ $R_L = 500 \Omega,$	C <sub>L</sub> = 50 pF, See Figure 16	Full	1.65 V to 1.95 V	5		34	ns
			0 50 -5	25°C	1.8 V	3		14	
Turn-off time	t <sub>OFF</sub>	$v_{NO} = v_+ \text{ or GND},$ $R_L = 500 \Omega,$	C <sub>L</sub> = 50 pF, See Figure 16	Full	1.65 V to 1.95 V	3		14.5	ns
Day al. h afana			0 50 5	25°C	1.8 V	0.5			
make time	t <sub>BBM</sub>	$v_{\rm NO} = v_+,$ $R_{\rm L} = 50 \ \Omega,$	C <sub>L</sub> = 50 pF, See Figure 17	Full	1.65 V to 1.95 V	0.5			ns
Charge injection	Q <sub>C</sub>	$\begin{array}{l} V_{GEN}=0,\\ C_L=0.1 \text{ nF}, \end{array}$	See Figure 21	25°C	1.8 V		0.3		рС
NO OFF capacitance	C <sub>NO(OFF)</sub>	$V_{NO} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 15	25°C	1.8 V		4.5		pF
COM OFF capacitance	C <sub>COM(OFF)</sub>	$V_{NO} = V_{+} \text{ or GND},$ Switch OFF,	See Figure 15	25°C	1.8 V		10.5		pF
NO ON capacitance	C <sub>NO(ON)</sub>	$V_{NO} = V_{+} \text{ or GND},$ Switch ON,	See Figure 15	25°C	1.8 V		17		pF
COM ON capacitance	C <sub>COM(ON)</sub>	$V_{COM} = V_+ \text{ or GND},$ Switch ON,	See Figure 15	25°C	1.8 V		17		pF
Digital input capacitance	CI	$V_I = V_+ \text{ or } GND,$	See Figure 15	25°C	1.8 V		3		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 18	25°C	1.65 V to 1.95 V		341		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega,$ f = 10 MHz,	Switch OFF, See Figure 19	25°C	1.65 V to 1.95 V		81		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega,$ f = 10 MHz,	Switch ON, See Figure 20	25°C	1.65 V to 1.95 V		-61		dB
Supply									
Positive supply current	l+	$V_1 = V_+ \text{ or GND},$	Switch ON or OFF	25°C Full	1.95 V			1 10	μA



## 7.9 Typical Characteristics





#### **Typical Characteristics (continued)**



# 8 Parameter Measurement Information



Figure 13. ON-State Resistance (ron)



Figure 14. ON- and OFF-State Leakage Current (I<sub>COM(ON)</sub>, I<sub>COM(OFF)</sub>, I<sub>NO(ON)</sub>, I<sub>NO(OFF)</sub>)





#### SCDS177B-OCTOBER 2004-REVISED AUGUST 2018



**Parameter Measurement Information (continued)** 

- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 16. Turn-On (t<sub>ON</sub>) and Turn-Off Time (t<sub>OFF</sub>)



- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

#### Figure 17. Break-Before-Make Time (t<sub>BBM</sub>)

SCDS177B-OCTOBER 2004-REVISED AUGUST 2018









## Figure 19. OFF Isolation (O<sub>ISO</sub>)







#### SCDS177B-OCTOBER 2004-REVISED AUGUST 2018



Parameter Measurement Information (continued)

- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub> < 5 ns, t<sub>f</sub> < 5 ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 21. Charge Injection (Q<sub>C</sub>)



# 9 Detailed Description

#### 9.1 Overview

The TS5A3357 is a bidirectional, single-channel, 3:1 analog switch that is designed to operate from 1.65 V to 5.5 V. This device provides a signal switching solution while maintaining excellent signal integrity, which makes the TS5A3357 suitable for a wide range of applications in various markets including personal electronics, portable instrumentation, and test and measurement equipment. The device maintains the signal integrity by its low ON-state resistance, excellent ON-state resistance matching, and total harmonic distortion (THD) performance. To prevent signal distortion during the transferring of a signal from one channel to another, the TS5A3357 device also has a specified break-before-make feature.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

#### Break-before-make

Break-before-make is a safety feature that prevents two inputs from connecting when the TS5A3357 is switching. The TS5A3357 COM pin first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the break and the make is known as a break-before-make delay  $t_{BBM}$ .

#### 9.4 Device Functional Modes

The digital control pins IN1 and IN2 determine the state of the connection between the COM and NO pins based on the truth table below.

IN1	IN2	COM TO NO0	COM TO NO1	COM TO NO2
L	L	OFF	OFF	OFF
н	L	ON	OFF	OFF
L	н	OFF	ON	OFF
Н	н	OFF	OFF	ON

#### **Table 2. Function Table**



# **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

### **10.2 Typical Application**

The TS5A3357 switch is bidirectional, so the NO and COM pins can be used as either inputs or outputs. This switch is typically used when there is only one signal path that needs to be able to communicate to 3 different signal paths.



Figure 22. Typical Application Schematic

#### 10.2.1 Design Requirements

The TS5A3357 device can be properly operated without any external components. However, TI recommends connecting unused pins to ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device. TI also recommends pulling up the digital control pins (IN1 and IN2) to VCC or pulling down to GND to avoid undesired switch positions that could result from the floating pin.

#### 10.2.2 Detailed Design Procedure

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS5A3357 input and output signal swing through NO and COM are dependent on the supply voltage V<sub>+</sub>. For example, if the desired signal level to pass through the switch is 5 V, VCC must be greater than or equal to 5 V. V<sub>+</sub> = 3.3 V would not be valid for passing a 5-V signal since the Analog signal voltage cannot exceed the supply.



## **Typical Application (continued)**

#### 10.2.3 Application Curves



Figure 23. ron vs V<sub>COM</sub>

## **11 Power Supply Recommendations**

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence V<sub>+</sub> on first, followed by NO or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V<sub>+</sub> supply to other components. A 0.1-µF capacitor, connected from VCC to GND, is adequate for most applications.



SCDS177B-OCTOBER 2004-REVISED AUGUST 2018

TS5A3357

#### www.ti.com

### 12 Layout

#### 12.1 Layout Guidelines

TI recommends following common printed-circuit board layout guidelines to ensure reliability of the device. Bypass capacitors should be used on power supplies. Short trace lengths should be used to avoid excessive loading.

#### 12.2 Layout Example







# **13** Device and Documentation Support

#### 13.1 Device Support

#### **13.2 Documentation Support**

#### **13.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.5 Trademarks

E2E is a trademark of Texas Instruments.

#### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## 13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



22-May-2018

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS5A3357DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(JA9Q, JA9R)	Samples
TS5A3357DCURE4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JA9R	Samples
TS5A3357DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JA9R	Samples
TS5A3357DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(JA9Q, JA9R)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

22-May-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS5A3357 :

• Automotive: TS5A3357-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3357DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
TS5A3357DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-May-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3357DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TS5A3357DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.





- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated