

Low Power, 3.0kV rms Dual I²C Isolators

Data Sheet

FEATURES

Bidirectional I²C communication Ultra-low power consumption Supports up to 2MHz operation **Open-drain interfaces** Side 1 outputs with 3.5 mA sink current Side 2 outputs with 35 mA sink current 3.0V to 5.5V supply/logic levels High common-mode transient immunity: 120 kV/µs typical Safety and regulatory approvals: UL certificate number: E494497 3000Vrms for 1 minute per UL 1577 **CSA Component Acceptance Notice 5A** VDE certificate number: 40053041 DIN VDE V 0884-11:2017-01 V_{IORM} = 565V peak CQC certification per GB4943.1-2011 AEC-Q100 gualification Wide temperature range: -40°C to 125°C **RoHS-compliant, NB SOIC-8 package APPLICATIONS** Isolated I²C, SMBus, PMBus interfaces Multilevel I²C interfaces **Electric and Hybrid-Electric Vehicles Open-Drain Networks** I²C Level Shifting **Power supplies**

GENERAL DESCRIPTION

The $\pi 220N31/\pi 221N31$ devices are low-power bidirectional isolators compatible with the I²C interface and are based on **iDivider**® technology from 2PaiSemi. These devices have logic input and output buffers that are separated by using a silicon dioxide (SiO₂) barrier. These devices block high voltages and prevent noise currents from entering the control side ground, avoiding circuit interference and damaging sensitive components.

The $\pi 220N31/\pi 221N31$ devices are based on **iDivider**® technology with functional, performance, size, and power consumption advantages as compared to optocouplers.

π220N31/π221N31

The π 220N31 provides two bidirectional channels, supporting a complete isolated I²C interface. The π 221N31 provides one bidirectional channel and one unidirectional channel for applications where a bidirectional clock is not required. The π 221N31 is used in applications that have a single master while the π 220N31 is suitable for multi-master applications.

These devices feature independent 3.0V to 5.5V supplies on each side of the isolator. These devices operate from DC to 2MHz at ambient temperatures of -40° C to $+125^{\circ}$ C.

FUNCTIONAL BLOCK DIAGRAMS




Figure1. π220N31/π221N31 functional Block Diagram




Figure 2. *π*220N31 Typical Application Circuit

Rev.1.1

Information furnished by 2Pai semi is believed to be accurate and reliable. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of 2Pai semi.

Trademarks and registered trademarks are the property of their respective owners.

PIN CONFIGURATIONS AND FUNCTIONS

$\pi 220N31/\pi 221N31$ Pin Function Descriptions

Pin No.	Name	Description				
1	VDD1	Supply Voltage for Isolator Side 1.				
2	SDA1	Serial data input / output, side 1.				
3	SCL1	Serial clock input / output, side 1.				
4	GND1	Ground 1. This pin is the ground reference for Isolator Side 1.				
5	GND2	Ground 2. This pin is the ground reference for Isolator Side 2.				
6	SCL2	Serial clock input / output, side 2.				
7	SDA2	Serial data input / output, side 2.				
8	VDD2	Supply Voltage for Isolator Side 2.				




Figure 3. $\pi 220N31/\pi 221N31$ Pin Configuration

ABSOLUTE MAXIMUM RATINGS

Table 1.	Absolute	Maximum	Ratings ^{1,2}
----------	----------	---------	------------------------

Parameter	Rating
Supply Voltages (V _{DD1} -GND ₁ , V _{DD2} -GND ₂)	–0.5 V to +7.0 V
Signal Voltage SDA1/SCL1	–0.5 V to V _{DDx} + 0.5 V
Signal Voltage SDA2/SCL2	–0.5 V to V _{DDx} + 0.5 V
Average Output Current SDA1/SCL1 (I ₀₁)	–20 mA to +20 mA
Average Output Current SDA2/SCL2 (I ₀₂)	–100 mA to +100 mA
Storage Temperature (T _{ST}) Range	–55°C to +150°C
Maximum junction temperature TJ(MAX)	+150°C

Notes:

¹All voltage values here within are with respect to the local ground pin (GND1 or GND2) and are peak voltage values.

² Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DDx} ¹	3		5.5	V
Input/Output Signal Voltage (Vsda1, Vscl1, Vsda2, Vscl2)		0		V_{DDx}^{1}	v
Low-level input voltage, side 1	VIL1	0		0.45	V
High-level input voltage, side 1	VIH1	0.7*V _{DD1}		V_{DD1}	V
Low-level input voltage, side 2	VIL2	0		$0.3*V_{DD2}$	v
High-level input voltage, side 2	VIH2	$0.7*V_{DD2}$		V_{DD2}	v
Output current, side 1	I _{OL1}	0.5		3.5	mA
Output current, side 2	I _{OL2}	0.5		35	mA
Capacitive load, side 1	C1			40	pF
Capacitive load, side 2	C2			400	pF
Operating frequency	fмах			2	MHz
Ambient Operating Temperature	T _A	-40		125	°C

Notes:

 1 V_{DDx} is the side voltage power supply V_{DD}, where x = 1 or 2.

Truth Tables

Table 3.	π220N31/π221N	31 Truth Table
----------	---------------	----------------

V _{Ix} Input ¹	V _{DDI} State ¹	V _{DDO} State ¹	Vox Output ¹
Low	Powered ²	Powered ²	Low
High	Powered ²	Powered ²	High Impedance
Open⁴	Powered ²	Powered ²	High Impedance
Don't Care	Unpowered ³	Powered ²	High Impedance
Don't Care	Powered ²	Unpowered ³	High Impedance

Notes:

 $^{1}V_{lx}/V_{0x}$ are the input/output signals of a given channel (SDA or SCL). V_{DDI}/V_{DDO} are the supply voltages on the input/output signal sides of this given channel. 2 Powered means $V_{DDx} \ge 2.95$ V

³ Unpowered means V_{DDx} < 2.30V

 4 Invalid input condition as an I²C system requires that a pullup resistor to V_{DD} is connected.

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Table 4. DC Specifications

 V_{DD1} - $V_{GND1} = V_{DD2}$ - $V_{GND2} = 3.3V_{DC} \pm 10\%$ or $5V_{DC} \pm 10\%$, $T_A = 25^{\circ}C$, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
SIDE 1 LOGIC LEVELS						
Voltage input threshold low, SDA1 and SCL1	VILT1	470	510	570	mV	
Voltage input threshold high, SDA1 and SCL1	VIHT1	540	580	630	mV	
Voltage input hysteresis	V _{HYST1}	50	70		mV	VIHT1 –VILT1
Low-level output voltage, SDA1 and SCL1	V _{OL1}	650	700	800	mV	0.5 mA ≤ (IsDA1 and IscL1) ≤ 3.5 mA
Low-level output voltage to high- level input voltage threshold difference, SDA1 and SCL1	ΔVoit1 ¹	60	120		mV	0.5 mA ≤ (Isba1 and IscL1) ≤ 3.5 mA
SIDE 2 LOGIC LEVELS						
Voltage input threshold low, SDA2 and SCL2	VILT2	0.30* V _{DD2}		$0.42*V_{DD2}$	v	
Voltage input threshold high, SDA2and SCL2	$V_{\rm IHT2}$	0.60* V _{DD2}		0.66*V _{DD2}	v	
Voltage input hysteresis	VHYST2	0.20* V _{DD2}	0.28* V _{DD2}		V	VIHT2 – VILT2
Low-level output voltage, SDA2 and SCL2	Vol2			0.4	v	0.5 mA ≤ (ISDA2 and ISCL2) ≤ 35 mA
BOTH SIDES						
Input leakage currents, SDA1, SCL1, SDA2, and SCL2	lin		0.01	10	μA	VSDA1, VSCL1 = V _{DD1} ; VSDA2, VSCL2 = V _{DD2}
V _{DDx} ³ Undervoltage Rising Threshold	VDDxUV+	2.45	2.75	2.95	v	
V _{DDx} ³ Undervoltage Falling Threshold	VDDxUV-	2.30	2.60	2.80	v	
V _{DDx} ³ Hysteresis	Vddxuvh		0.15		v	

Notes:

¹ \triangle VOIT1 = VOL1 – VIHT1. This is the minimum difference between the output logic low level and the input logic threshold within a given component. This ensures that there is no possibility of the part latching up the bus to which it is connected.

 2 V_{DDx} is the side voltage power supply V_{DD}, where x = 1 or 2.

Table 5. Quiescent Supply Current

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\%$ or $5V_{DC} \pm 10\%$, $T_A = 25^{\circ}C$, R1, R2 = Open; C1, C2 = Open (figure 17), unless otherwise noted. Test method refer to Figure 17.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
	Idd1 (Q)		1.7	2.4	mA	VSDA1, VSCL1 = GND1;
π 220N31 Quiescent Supply Current @ 5V _{DC}	DD2 (Q)		1.4	2.1	mA	VSDA2, VSCL2 = GND2
Supply	DD1 (Q)		1.5	2.3	mA	VSDA1, VSCL1 = VDD1;
	DD2 (Q)		1.2	1.8	mA	VSDA2, VSCL2 = VDD2
	DD1 (Q)		1.5	2.3	mA	VSDA1, VSCL1 = GND1;
π 220N31 Quiescent Supply Current @ 3.3V _{DC}	DD2 (Q)		1.2	1.8	mA	VSDA2, VSCL2 = GND2
Supply	DD1 (Q)		1.5	2.3	mA	VSDA1, VSCL1 = VDD1;
	IDD2 (Q)		1.2	1.8	mA	VSDA2, VSCL2 = VDD2
	DD1 (Q)		1.1	1.7	mA	VSDA1, VSCL1 = GND1;
π 221N31 Quiescent Supply Current @ 5V _{DC}	DD2 (Q)		1.2	1.8	mA	VSDA2, VSCL2 = GND2
Supply	DD1 (Q)		1.2	1.8	mA	VSDA1, VSCL1 = VDD1;
	DD2 (Q)		1.2	1.8	mA	VSDA2, VSCL2 = VDD2
	IDD1 (Q)		1.0	1.5	mA	VSDA1, VSCL1 = GND1;
π 221N31 Quiescent Supply Current @ 3.3V _{DC}	IDD2 (Q)		1.1	1.7	mA	VSDA2, VSCL2 = GND2
Supply	IDD1 (Q)		1.1	1.7	mA	VSDA1, VSCL1 = VDD1;
	IDD2 (Q)		1.1	1.7	mA	VSDA2, VSCL2 = VDD2

Table 6. Switching Specifications

 $V_{DD1} - V_{GND1} = V_{DD2} - V_{GND2} = 3.3 V_{DC} \pm 10\%$ or $5V_{DC} \pm 10\%$, $T_A = 25^{\circ}C$, unless otherwise noted. Test method refer to Figure 17.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Output Signal Fall Time SDA1, SCL1	tf1	10	18	30	ns	$0.9 V_{DD1}$ to $0.9 V$; R1 = 1430 Ω ,C1 = 40 pF ,@ 5V _{DC} supply
		9	16	28	ns	R1 = 953 Ω, C1 = 40 PF; @ $3.3V_{DC}$ supply
		6	11	18	ns	0.7 V_{DD1} to 0.3 V_{DD1} ; R1 = 1430 Ω ,C1 = 40 pF ,@ 5 V_{DC} supply
		6	10	16	ns	R1 = 953 Ω, C1 = 40 PF; @ $3.3V_{DC}$ supply
Output Signal Fall Time (SDA2, SCL2)	t _{f2}	22	36	45	ns	$0.9V_{DD2}$ to 0.4V; R2 = 143 Ω , C2 = 400 pF, @ 5V_{DC} supply
		20	31	42	ns	R2 = 95.3 Ω ,C2 = 400 pF; @ 3.3V _{DC} supply
		9	16	26	ns	0.7 V_{DD2} to 0.3 V_{DD2} ; R2 = 143 Ω , C2 = 400 pF, @ 5 V_{DC} supply
		8	14	23	ns	R2 = 95.3 Ω ,C2 = 400 pF; @ 3.3V _{DC} supply
Low-to-High Propagation Delay, Side 1 to Side 2	tpLH1-2		45	68	ns	0.55 V to 0.7 × V _{DD2} ; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ $5V_{DC}$ supply
			38	57	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V _{DC} supply
High-to-Low Propagation Delay, Side 1 to Side 2	tPHL1-2		67	100	ns	0.7 V to 0.4 V; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V _{DC} supply
			64	96	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V _{DC} supply
Pulse Width Distortion tpHL1-2 – tpLH1-2	PWD1-2		22	32	ns	R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V _{DC} supply
			26	39	ns	R1 = 953 Ω, R2 = 95.3 Ω, C1, C2 = 10 pF; @ 3.3V _{DC} supply

π220N31/π221N31

High-to-Low Propagation Delay, Side 2 to Side 1 t_{PHL2-1} 4256ns $R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @$ $3.3V_{DC} \text{ supply}$ Pulse Width Distortion $ t_{PHL2-1} - t_{pLH2-1} $ 52 78ns $C1, C2 = 10 \text{ pF; } @ 5V_{DC} \text{ supply}$ $R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @$ $3.3V_{DC} \text{ supply}$ Pulse Width Distortion $ t_{pHL2-1} - t_{pLH2-1} $ PWD2-1816ns $R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @ 5V_{DC}$ $3.3V_{DC} \text{ supply}$ $R1 = 1430 \Omega, R2 = 143 \Omega, C1, 2 = 10 \text{ pF; } @ 5V_{DC}$ $supplyRound-trip propagation delay onSide 1t.oop1104156ns0.4 \text{ V to } 0.3 \text{ V}_{DD1}; R1 = 1430 \Omega, R2 = 143 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}0.4 \text{ V to } 0.3 \text{ V}_{DD1}; R1 = 1430 \Omega, R2 = 143 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}R1 = 953 \Omega, R2 = 95.3 \Omega, C1, C2 = 10 \text{ pF; } @ 3.3V_{DC} \text{ supply}Common-Mode TransientImmunity2CMTI120kV/\mu sV_{IN} = V_{DDx}^1 \text{ or } 0V, V_{CM} = 1000 \text{ V.}ESD (HBM - Human bodyESDt6kVKVKI$	Low-to-High Propagation Delay, Side 2 to Side 1	tPLH2-1	44	62	ns	0.4 × V _{DD2} to 0.7 × VDD1; R1 = 1430 Ω, R2 = 143 Ω, C1, C2 = 10 pF; @ 5V _{DC} supply
Side 2 to Side 1tPHL2-15278nsC1, C2 = 10 pF; @ 5V_{DC} supply R1 = 953 Ω , R2 = 95.3 Ω , C1, C2 = 10 pF; @Pulse Width Distortion $ tpHL2-1 - tpLH2-1 $ PWD2-1816ns $3.3V_{DC}$ supply R1 = 1430 Ω , R2 = 143 Ω , C1, 2 = 10 pF; @ 5V_{DC} supply R1 = 953 Ω , R2 = 95.3 Ω , C1, C2 = 10 pF; @ 5V_{DC} supply 			42	56	ns	
Pulse Width Distortion $ t_{PHL2-1} - t_{pLH2-1} $ PWD2-1816ns3.3V_{DC} supply R1 = 1430 $\Omega, R2 = 143 \Omega, C1, 2 = 10 pF; @ 5V_{DC}$ supply R1 = 953 $\Omega, R2 = 95.3 \Omega, C1, C2 = 10 pF; @3.3V_{DC} supplyRound-trip propagation delay onSide 1tLOOP1104156ns\Omega, C1, C2 = 10 pF; @3.3V_{DC} supplyRound-trip propagation delay onSide 1tLOOP1104156ns\Omega, C1, C2 = 10 pF; @3.3V_{DC} supplyCommon-Mode TransientImmunity2CMTI120kV/µsVIN = V_{DDx}^1 or 0V, V_{CM} = 1000 V.ESD (HBM - Human bodyFSD±6kV$		tPHL2-1	52	78	ns	, , ,
$ t_{pHL2-1} - t_{pLH2-1} $ PWD2-1816nssupplyRound-trip propagation delay on Side 11530ns $R1 = 953 \ \Omega, R2 = 95.3 \ \Omega, C1, C2 = 10 \ pF; @3.3V_{DC} \ supplyRound-trip propagation delay onSide 1104156ns0.4 \ V \ to \ 0.3 \ V_{DD1}; R1 = 1430 \ \Omega, R2 = 143 \ \Omega, C1, C2 = 10 \ pF; @3.3V_{DC} \ supplyCommon-Mode TransientImmunity2CMTI120kV/µsV_{IN} = 953 \ \Omega, R2 = 95.3 \ \Omega, C1, C2 = 10 \ pF; @3.3V_{DC} \ supplyESD (HBM - Human bodyFSD+6kV$			57	86	ns	
Round-trip propagation delay on Side 11530ns $3.3V_{DC}$ supply $0.4 \vee$ to $0.3 \times V_{DD1}$; R1 = 1430 Ω , R2 = 143 Ω , C1, C2 = 10 pF; @ 5V_{DC} supply R1 = 953 Ω , R2 = 95.3 Ω , C1, C2 = 10 pF; @ $3.3V_{DC}$ supply R1 = 953 Ω , R2 = 95.3 Ω , C1, C2 = 10 pF; @ $3.3V_{DC}$ supply $R1 = 953 \Omega$, R2 = 95.3 Ω , C1, C2 = 10 pF; @ $3.3V_{DC}$ supply $V_{IN} = V_{DDx}^{-1}$ or $0V$, $V_{CM} = 1000 V$.ESD (HBM - Human bodyFSD+6kV		PWD2-1	8	16	ns	
Side 1tLOOP1104156ns $\Omega,C1,C2 = 10 \text{ pF; } @ 5V_{DC} \text{ supply}$ Side 188132ns $\Omega,C1,C2 = 10 \text{ pF; } @ 5V_{DC} \text{ supply}$ Common-Mode Transient Immunity2CMTI120kV/ μ s $V_{IN} = V_{DDx}^{-1} \text{ or } 0V, V_{CM} = 1000 V.$ ESD (HBM - Human bodyFSD+6kV			15	30	ns	
Common-Mode Transient Immunity2 ESD (HBM - Human bodyCMTI 88 132 ns $3.3V_{DC}$ supplyVIN = V_{DDx}^{1} or 0V, V_{CM} = 1000 V.		tloop1	104	156	ns	
Immunity2CMTI120 $kV/\mu s$ $V_{IN} = V_{DDx}^{1}$ or $0V, V_{CM} = 1000 V.$ ESD (HBM - Human bodyFSD+6 kV			88	132	ns	
r = 1 + 510 + 6 + 6 + 6 + 600 + 60		СМТІ	120		kV/μs	$V_{IN} = V_{DDx}^{1}$ or 0V, $V_{CM} = 1000$ V.
model)	ESD (HBM - Human body model)	ESD	±6		kV	

Notes:

 $^{1}V_{DDx}$ is the side voltage power supply V_{DD}, where x = 1 or 2.

²See Figure21 for Common-mode transient immunity (CMTI) measurement.

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 7. Insulation Specifications

Parameter	Symbol		Unit	Test Conditions/Comments	
i arameter	Symbol	π220N31/π221N31	o		
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration	
Minimum External Air Gap (Clearance)	L (CLR)	4	mm min	Measured from input terminals to output terminals, shortest distance through air	
Minimum External Tracking (Creepage)	L (CRP)	4	mm min	Measured from input terminals to output terminals, shortest distance path along body	
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	4.5	mm min	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane	
Minimum Internal Gap (Internal Clearance)		21	μm min	Insulation distance through insulation	
Tracking Resistance (Comparative Tracking Index)	СТІ	>400	V	DIN IEC 112/VDE 0303 Part 1	
Material Group		Ш		Material Group (DIN VDE 0110, 1/89, Table 1)	

PACKAGE CHARACTERISTICS

Table 8. Package Characteristics

Devenuenteur	Gumbal	Typical Value	11	Test Conditions/Comments	
Parameter	Symbol	π220N31/π221N31	Unit		
Resistance (Input to Output) ¹	Rı-o	10 11	Ω		
Capacitance (Input to Output) ¹	CI-0	1.5	рF	@1MHz	
Input Capacitance ²	Cı	7	рF	@1MHz	
IC Junction to Ambient Thermal Resistance	Αlθ	100	°C/W	Thermocouple located at center of package underside	

Notes:

¹The device is considered a 2-terminal device; SOIC-8 Pin 1 - Pin 4 are shorted together as the one terminal, and SOIC-8 Pin 5 - Pin 8 are shorted together as the other terminal.

²Testing from the input signal pin to ground.

REGULATORY INFORMATION

See Table 9 for details regarding recommended maximum working voltages for specific cross isolation waveforms and insulation levels.

Table 9. Regulatory

UL	VDE	CQC
Recognized under UL 1577	DIN VDE V 0884-11:2017-01 ²	Certified under
Component Recognition Program ¹	Basic insulation, V_{IORM} = 565V peak, V_{IOSM} = 3615 V peak	CQC11-471543-2012
Single Protection, 3000 V rms Isolation Voltage		GB4943.1-2011
		Basic insulation at 500 V rms (707 V
		peak) working voltage
		Reinforced insulation at
		250 V rms (354 V peak)
File (E494497)	File (40053041)	File (CQC20001260211)

Notes:

¹In accordance with UL 1577, each $\pi 220N31/\pi 221N31$ is proof tested by applying an insulation test voltage \geq 3600 V rms for 1 sec.

²In accordance with DIN V VDE V 0884-11, each π 220N31/ π 221N31 is proof tested by applying an insulation test voltage \geq 848V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-11 approval.

DIN V VDE V 0884-11 (VDE V 0884-11) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The * marking on packages denotes DIN V VDE V 0884-11 approval.

Table 10. VDE Insulation Characteristics


Description	Test Conditions/Comments	Sumbel	Characteristic		
Description	Test Conditions/Comments	Symbol	π220N31/π221N31	Unit	
Installation Classification per DIN VDE 0110					
For Rated Mains Voltage \leqslant 150 V rms			I to IV		
For Rated Mains Voltage ≤ 300 V rms			l to III		
For Rated Mains Voltage ≤ 400 V rms			l to III		
Climatic Classification			40/105/21		
Pollution Degree per DIN VDE 0110, Table 1			2		
Maximum repetitive peak isolation voltage		VIORM	565	V pea	
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.5 = V_{pd (m)}$, 100% production test, tini = t _m = 1 sec, partial discharge < 5 pC	Vpd (m)	848	V peal	
Input to Output Test Voltage, Method A					
After Environmental Tests Subgroup 1	$\label{eq:VIORM} \begin{array}{l} V_{\text{IORM}} \times 1.2 = V_{\text{pd}\mbox{(m)}}, t_{\text{ini}} = 60 \mbox{ sec, } t_{\text{m}} = 10 \\ \mbox{sec, partial discharge} < 5 \mbox{ pC} \end{array}$	Vpd (m)	678	V peal	
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$\label{eq:VIORM} \begin{array}{l} V_{IORM} \times 1.2 = V_{pd \ (m)}, \ t_{ini} = 60 \ sec, \ t_m = 10 \\ sec, \ partial \ discharge < 5 \ pC \end{array}$		678	V peal	
Highest Allowable Overvoltage		VIOTM	4200	V peal	
Surge Isolation Voltage Basic	Basic insulation, 1.2 μ s rise time, 50 μ s, 50% fall time , VTEST = 1.3 × VIOSM (qualification) ¹	VIOSM	3615	V peal	

Data Sheet		π220N31/π221N31		
Surge Isolation Voltage Reinforced	Reinforced insulation, 1.2 μs rise time, 50 μs, 50% fall time	VIOSM		V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Maximum Junction Temperature		Ts	150	°C
Maximum Power Dissipation at 25°C		Ps	1.25	W
Insulation Resistance at Ts	V ₁₀ = 500 V	Rs	>109	Ω


Notes:

¹In accordance with DIN V VDE V 0884-11, $\pi 220N31/\pi 221N31$ is proof tested by applying a surge isolation voltage 4700 V.

Typical Thermal Characteristic











Figure 6. Side 1: Output Fall Time vs Free-Air Temperature

20.0 -R1=1430Ω R1=2.2KΩ 18.0 16.0 14.0 Fall time tf1(ns) 12.0 10.0 8.0 6.0 4.0 VDD1=5V, C1=40pF 2.0 Fall time measured from 70% to 30% VDD1 0.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 Free-Air Temperature (°C)

Figure 7. Side 1: Output Fall Time vs Free-Air Temperature








Figure 11. tphl1-2 Propagation Delay vs Free-Air Temperature

Figure 8. Side 2: Output Fall Time vs Free-Air Temperature

Free-Air Temperature (°C)




Figure 10. tplH1-2 Propagation Delay vs Free-Air Temperature




Figure12. tplH1-2 Propagation Delay vs Free-Air Temperature

π220N31/π221N31

•R2=95.3Ω

R2=2.2KΩ

110 125

20.0

18.0

16.0

14.0

12.0

10.0

8.0

6.0

4.0

2.0

0.0

-40 -25 -10 5 20 35 50 65 80 95


Fall time tf2(ns)

VDD2=3.3V,C2=400pF

Fall time measured from 70% to 30% VDD2

100.0 500.0 C1=10pF R1=2.2K,C1=40pF 90.0 450.0 Propagation Delay tell-2-1(ns) 350.0 300.0 250.0 200.0 150.0 100.0 Propagation Delay tPHL2-1(ns) 80.0 70.0 60.0 50.0 40.0 30.0 20.0 10.0 50.0 VDD1=VDD2=3.3V, R1=953Ω VDD1=VDD2=3.3V VDD1=VDD2=5V,R2=1430Ω VDD1=VDD2=5V 0.0 0.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 -40 -25 -10 5 20 35 50 65 80 95 110 125 Free-Air Temperature (°C) Free-Air Temperature (°C)





π220N31/π221N31





Figure15. tphl2-1 Propagation Delay vs Free-Air Temperature

Figure16. tLOOP1 vs Free-Air Temperature

PARAMETER MEASUREMENT INFORMATION






Figure 18. tLoop1 Setup and Timing Diagram




Figure 19. Common-Mode Transient Immunity Test Circuit

π220N31/π221N31

APPLICATIONS INFORMATION

Overview

The inter-integrated circuit (I^2C) bus is a single-ended, two wire bus for efficient inter-IC communication and is used in a wide range of applications. The I^2C bus is used for communication between multiple masters or a single master and slaves. The master device controls the serial clock line (SCL) and data is bidirectional transferred on the serial data line (SDA) between master and slaves. The I^2C bus can theoretically add up to 112 communication nodes, however, the number of nodes will increase the load capacitance on the bus, thereby limiting the communication distances and communication speeds. In applications, tradeoffs are often made between communication speeds, bus length, and number of nodes based on actual conditions.

The I²C bus supports data transmission in four speeds: standard mode (up to 100Kbps), fast mode (up to 400Kbps), fast mode plus (up to 1Mbps), and high-speed mode (up to 3.4Mbps). The π 220N31/ π 221N31 devices support all the above four communication modes.

FUNCTIONAL DESCRIPTION

The $\pi 220N31/\pi 221N31$ devices are low-power bidirectional isolators compatible with the I²C interface and are based on **iDivider®** technology from 2PaiSemi. These devices have logic input and output buffers that are separated by using a silicon dioxide (SiO₂) barrier. These devices block high voltages and prevent noise currents from entering the control side ground, avoiding circuit interference and damaging sensitive components. Each channel output of the $\pi 220N31/\pi 221N31$ devices is made open-drain to comply with the open-drain technology of I²C. Serial data line (SDA)and serial clock line (SCL) need to add pull-up resistors to ensure normal operation of the system. It is recommended that side 1 of the I²C isolator be connected to the processor and sides 2 to the bus when there are multiple nodes on the I²C bus as side 2 support up to 400 pF capacitance load.

The $\pi 220N31$ devices feature two bidirectional channels that have open-drain outputs, As shown in Figure 20. As a logic low on one side causes the corresponding pin on the other side to be pulled low, to avoid data-latching within the device, The output logic low (VOL1)voltages of SDA1 and SCL1 are at least 60mV higher than the input threshold high (VIHT1) of SDA1 and SCL1, As shown in Figure 21.

Because the Side 2 logic levels/thresholds are standard I²C values, multiple $\pi 220N31/\pi 221N31$ devices connected to a bus by their Side 2 pins can communicate with each other and with other I²C compatible devices. However, because the Side 1 pin has a modified output level/ input threshold, this side of the $\pi 220N31/\pi 221N31$ can communicate only with devices that conform to the I²C standard.

The output low voltages of $\pi 220N31/\pi 221N31$ devices are guaranteed for sink currents of up to 35mA for side 2, and 3.5mA for side 1.

To enhance system reliability, it is recommended to connect the node with larger load capacitance and longer wires on side 2 for point-to-point communication.




Figure 21. π 220N31/ π 221N31 side 1 voltage Diagram

TYPICAL APPLICATION DIAGRAM

Figure 22 shows a typical application circuit including the pull-up resistors required for both Side 1 and Side 2. Bypass capacitors with values from 0.1μ F to 10μ F are required between V_{DD1} and GND1 and between V_{DD2} and GND2. To enhance the robustness of a design, the user may connect a resistor (50-200 Ω) in series between R2 and C1 and between R3 and C2 if the system is excessively noisy.

The $\pi 220N31/\pi 221N31$ are designed for operation at speeds up to 2 MHZ. Due to the limited current available on side 1 and side2, operation at 2MHZ limits the capacitance that can be driven at the minimum pull-up value to 40pF and 400pF.

Most applications operate at 100 kbps in standard mode or 400 kbps in fast mode. At these lower operating speeds, the limitation on the load capacitance can be significantly relaxed. If larger values for the pull up resistor are used, the maximum supported capacitance must be scaled down proportionately so that the rise time does not increase beyond the values required by the standard.




Figure 22. Typical Isolated I^2C Interface Using the π 220N31

0.80

SECTION B-B

OUTLINE DIMENSIONS 5.00 0.50 55 88 88 15 1.04REF 0.47 0.47 1.27BSC 0.43 0.37 BASE METAL 0.23 5 135 29 PLATING

Notes:

ALL DIMENSIONS REFER TO JEDEC STANDARD MS-012 AA DO NOT INCLUDE MOLD FLASH OR PROTRUSION.

0.25

Figure 23. 8-Lead Narrow Body SOIC [NB SOIC-8] Outline Package – dimension unit(mm)

Land Patterns

8-Lead Narrow Body SOIC [NB SOIC-8]

The figure below illustrates the recommended land pattern details for the π1xxxxx in an 8-pin narrow-body SOIC. The table below lists the values for the dimensions shown in the illustration.




Figure 24.8-Lead Narrow Body SOIC [NB SOIC-8] Land Pattern

Table 11.8-Lead Narrow Body SOIC Land Pattern Dimensions

Dimension	Feature	Parameter	Unit
C1	Pad column spacing	5.40	mm
E	Pad row pitch	1.27	mm
X1	Pad width	0.60	mm
Y1	Pad length	1.55	mm

Note:

1. This land pattern design is based on IPC -7351.

2.All feature sizes shown are at maximum material condition and a card fabrication tolerance of 0.05 mm is assumed.

Top Marking



Line 1	π1xxxxx=Product name
Line 2	YY = Work Year
	WW = Work Week
	ZZ=Manufacturing code from assembly house
Line 3	XXXX, no special meaning

Figure 25. Top Marking

REEL INFORMATION

8-Lead Narrow Body SOIC [NB SOIC-8]




Figure 26. 8-Lead Narrow Body SOIC [NB SOIC-8] Reel Information-dimension unit(mm)

Rev. 1.1 | Page 13 of 15

ORDERING GUIDE

Table 11. ORDERING GUIDE

Mode	l Name ¹	Temperature Range	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Isolation Rating (kV rms)	Maximum Data Rate (MHZ)	Package Description	MSL Peak Temp ²	MOQ/ Quantity per reel ³
π220N31	Pai220N31	-40°C to +125°C	2	2	3	2	NB SOIC-8	Level-3-260C-168 HR	4000
π221N31	Pai221N31	–40°C to +125°C	2	1	3	2	NB SOIC-8	Level-3-260C-168 HR	4000

π220N31/π221N31

Note:

 $^{\rm 1.}$ Pai2xxxxx is equals to $\pi 2xxxxx$ in the customer BOM

² MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

^{3.} MOQ, minimum ordering quantity.

PART NUMBER NAMED RULE

$\pi (\underline{2}) (\underline{2}) (\underline{0}) (\underline{N}) (\underline{3}) (\underline{1}) (\underline{0})$
Series Number: 2
Interface Type:
Channel Type: N=0 SCL Bidirectional channel N=1 SCL Unidirectional Channel Data Rate: N=2MHZ
Isolation Voltages: N=3 3kVrms AC N=6 5kVrms AC
Output Type: N=1 Open-Drain
Optional: Q:AEC-Q100 Qualified

Notes:

Pai22xxxx is equals to $\pi 22xxxx$ in the customer BOM

Figure 27. Part Number Named Rule

IMPORTANT NOTICE AND DISCLAIMER

2Pai semi intends to provide customers with the latest, accurate, and in-depth documentation. However, no responsibility is assumed by 2Pai semi for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Characterization data, available modules, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. 2Pai semi reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. 2Pai semi shall have no liability for the consequences of use of the information supplied herein.

Trademarks and registered trademarks are the property of their respective owners. This document does not imply, or express copyright licenses granted hereunder to design or fabricate any integrated circuits.

Room 307-309, No.22, Boxia Road, Pudong New District, Shanghai, 201203, China 021-50850681

2Pai Semiconductor Co., Limited. All rights reserved.

http://www.rpsemi.com/

 $\pi 220N31/\pi 221N31$

REVISION HISTORY

Revision	Date	Page	Change Record
1.0	2020/02/24	All	Initial version
1.1	2021/05/17	Page6	Changed Regulatory Information

