

OPA404

Quad High-Speed Precision Difet® OPERATIONAL AMPLIFIER

FEATURES

WIDE BANDWIDTH: 6.4MHz
 HIGH SLEW RATE: 35V/µs
 LOW OFFSET: ±750µV max
 LOW BIAS CURRENT: ±4pA max

LOW SETTLING: 1.5µs to 0.01%
 STANDARD QUAD PINOUT

DESCRIPTION

The OPA404 is a high performance monolithic **Difet**®(dielectrically-isolated FET) quad operational amplifier. It offers an unusual combination of very-low bias current together with wide bandwidth and fast slew rate.

Noise, bias current, voltage offset, drift, and speed are superior to BIFET® amplifiers.


Laser-trimming of thin-film resistors gives very low offset and drift—the best available in a quad FET op amp.

The OPA404's input cascode design allows high precision input specifications and uncompromised high-speed performance.

Standard quad op amp pin configuration allows upgrading of existing designs to higher performance levels. The OPA404 is unity-gain stable.

APPLICATIONS

- PRECISION INSTRUMENTATION
- OPTOELECTRONICS
- SONAR, ULTRASOUND
- PROFESSIONAL AUDIO EQUIPMENT
- MEDICAL EQUIPMENT
- DETECTOR ARRAYS



Difet®, Burr-Brown Corp.
BIFET®, National Semiconductor Corp.

International Airport Industrial Park

• Mailing Address: PO Box 11400

• Tucson, AZ 85734

• Street Address: 6730 S. Tucson Blvd.

• Tucson, AZ 85706

Tel: (520) 746-1111

• Twx: 910-952-1111

• Cable: BBRCORP

• Telex: 066-6491

• FAX: (520) 889-1510

• Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At V_{CC} = $\pm 15 VDC$ and T_A = $+25^{\circ}C$ unless otherwise noted.

		OPA4	04AG, KP	, KU ⁽¹⁾		OPA404B	G		OPA404S	3	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT											
NOISE											\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Voltage: $f_O = 10Hz$ $f_O = 100Hz$			32 19			*			*		nV/√ <u>Hz</u> nV/√Hz
$f_0 = 100Hz$			15			*			*		nV/√Hz
$f_0 = 10kHz$			12			*			*		nV/√Hz
$f_B = 10Hz$ to $10kHz$			1.4			*			*		μVrms
$f_B = 0.1Hz$ to $10Hz$			0.95			*			*		μVр-р
Current: $f_B = 0.1Hz$ to 10Hz			12			*			*		fA, <u>p-p</u>
$f_O = 0.1Hz \text{ thru } 20kHz$			0.6			*			*		fA/√Hz
OFFSET VOLTAGE											
Input Offset Voltage	$V_{CM} = 0VDC$		±260	±1mV		*	±750		*	*	μV
KP, KU			±750	±2.5mV							μV
Average Drift	$T_A = T_{MIN}$ to T_{MAX}		±3			*			*		μV/°C
KP, KU Supply Rejection	±V _{CC} = 12V to 18V	80	±5 100		86	*		*	*		μV/°C dB
KP, KU	±V _{CC} = 12V to 10V	76	100		00						dB dB
Channel Separation	100Hz, $R_L = 2k\Omega$,,,	125			*			*		dB
BIAS CURRENT	, <u>L</u>										
Input Bias Current	V _{CM} = 0VDC		±1	±8		*	±4		*	*	pА
KP, KU	CM 0.20		±1	±12							pA
OFFSET CURRENT											'
Input Offset Current	V _{CM} = 0VDC		0.5	8		*	4		*	*	pА
KP, KU	1 VCM - 0120		0.5	12							pΑ
IMPEDANCE											'
Differential			10 ¹³ 1			*			*		Ω pF
Common-Mode			10 ¹⁴ 3			*			*		Ω pF
VOTAGE RANGE			- 11 -								
Common-Mode Input Range		±10.5	+13, –11		*	*		*	*		V
Common-Mode Rejection	$V_{IN} = \pm 10 VDC$	88	100		92	*		*	*		dB
KP, KU	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	84	100		02						dB
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	88	100		92	*		*	*		dB
FREQUENCY RESPONSE											
Gain Bandwidth	Gain = 100	4	6.4		5	*		*	*		MHz
Full Power Response	20Vp-p, $R_L = 2kΩ$	·	570		Ü	*			*		kHz
Slew Rate	$V_0 = \pm 10V$, $R_L = 2k\Omega$	24	35		28	*		*	*		V/μs
Settling Time: 0.1%	Gain = -1 , $R_L = 2k\Omega$		0.6			*			*		μs
0.01%	C _L = 100 pF, 10V Step		1.5			*			*		μs
RATED OUTPUT											
Voltage Output	$R_L = 2k\Omega$	±11.5 +	-13.2, – 13.	8	*	*		*	*		V
Current Output	$V_O = \pm 10VDC$	±5	±10		*	*		*	*		mA
Output Resistance	1MHz, Open Loop		80			*			*		Ω
Load Capacitance Stability	Gain = +1	140	1000	140	*	*	*		*	*	pF
Short Circuit Current		±10	±27	±40		-	_				mA
POWER SUPPLY									_		\/50
Rated Voltage			±15			*			*		VDC
Voltage Range, Derated Performance		±5		±18	*		*	*		*	VDC
Current, Quiescent	I _O = 0mADC	<u> 1</u> 0	9	±16 10		*	*		*	*	mA
	.0 520										
TEMPERATURE RANGE Specification	Ambient Temperature	-25		+85	*		*	-55		+125	°C
KP, KU	, andient remperature	0		+70						1123	°C
Operating	Ambient Temperature	-55		+125	*		*	*		*	°C
KP, KU	3	-25		+85							∘c
Storage	Ambient Temperature	-65		+150	*		*	*		*	∘c
KP, KU	'	-40		+125							°C
heta Junction-Ambient			100			*			*		°C/W
KP, KU	1	ı	120/100		l	I			I	1	°C/W

^{*}Specifications same as OPA404AG.

NOTE: (1) OPA404KU may be marked OPA404U.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At V_{CC} = ±15VDC and T_A = T_{MIN} to T_{MAX} unless otherwise noted.

		OPA	404AG, K	P, KU	(OPA404B	G				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE Specification Range KP, KU	Ambient Temperature	-25 0		+85 +70	*		*	– 55		+125	°C °C
INPUT OFFSET VOLTAGE Input Offset Voltage KP KU Average Drift KP, KU Supply Rejection	V _{CM} = 0VDC	75	±450 ±1 ±3 ±5 96	2mV ±3.5	80	*	±1.5mV	70	±550 *	±2.5mV	μV mV μV/°C μV/°C dB
BIAS CURRENT Input Bias Current	V _{CM} = 0VDC		±32	±200		*	±100		±500	±5nA	pA
OFFSET CURRENT Input Offset Current	V _{CM} = 0VDC		17	100		*	50		260	2.5nA	рА
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection KP, KU	V _{IN} = ±10VDC	±10 ±82	±12.7, –10 99 99	.6	* 86	*		±10 -	⊦12.6, −10. 88	5 	V dB dB
OPEN-LOOP GAIN, DC Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	82	94		86	*		80	88		dB
RATED OUTPUT Voltage Output Current Output Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$ $V_{O} = 0VDC$	±11.5 : ±5 ±8	±12.9, -13 ±9 ±20	.8 ±50	* *	* *	*	±11 -	+12.7, –13. ±8 *	8 *	V mA mA
POWER SUPPLY Current, Quiescent	I _O = 0mADC		9.3	10.5		*	*		9.4	11	mA

^{*} Specification same as OPA404AG.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
OPA404KP	14-Pin Plastic DIP	0°C to +70°C
OPA404KU(1)	16-Pin Plastic SOIC	0°C to +70°C
OPA404AG	14-Pin Ceramic DIP	-25°C to +85°C
OPA404BG	14-Pin Ceramic DIP	-25°C to +85°C
OPA404SG	14-Pin Ceramic DIP	-55°C to +125°C

NOTE: (1) OPA404KU may be marked OPA404U.

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA404KP	14-Pin Plastic DIP	010
OPA404KU ⁽²⁾	16-Pin Plastic SOIC	211
OPA404AG	14-Pin Ceramic DIP	169
OPA404BG	14-Pin Ceramic DIP	169
OPA404SG	14-Pin Ceramic DIP	169

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book. (2) OPA404KU may be marked OPA404U.


ABSOLUTE MAXIMUM RATINGS


Supply	. ±18VDC
Internal Power Dissipation ⁽¹⁾	1000mW
Differential Input Voltage ⁽²⁾	.±36VDC
Input Voltage Range ⁽²⁾	.±18VDC
Storage Temperature Range P, U = -40°C/+125°C, G = -65°C	C/+150°C

Operating Temperature Range P, $U = -25^{\circ}\text{C}/+85^{\circ}\text{C}$, G	$S = -55^{\circ}C/+125^{\circ}C$
Lead Temperature (soldering, 10s)	300°C
SOIC (soldering, 3s)	+260°C
Output Short-Circuit Duration(3)	Continuous
Junction Temperature	+175°C


NOTES: (1) Packages must be derated based on θ_{JC} = 30°C/W or θ_{JA} = 120°C/W. (2) For supply voltages less than ±18VDC the absolute maximum input voltage is equal to: 18V > V_{IN} > $-V_{CC}$ – 8V. See Figure 2. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T_{J} .

PIN CONFIGURATION





DICE INFORMATION



PAD	FUNCTION	PAD	FUNCTION
1	Output A	8	Output C
2	-Input A	9	-Input C
3	+Input A	10	+Input C
4	+V _{CC}	11	-V _{CC}
5	+Input B	12	+Input D
6	-Input B	13	-Input D
7	Output B	14	Output D


Substrate Bias: -V_{CC} NC: No connection


MECHANICAL INFORMATION


	MILS (0.001")	MILLIMETERS
Die Size	108 x 108 ±5	2.74 x 2.74 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing		None


TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.













TYPICAL PERFORMANCE CURVES (CONT)


 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.


















TYPICAL PERFORMANCE CURVES (CONT)


 T_A = +25°C, V_{CC} = ±15VDC unless otherwise noted.




















TYPICAL PERFORMANCE CURVES (CONT)


 T_{A} = +25°C, V_{CC} = $\pm 15 VDC$ unless otherwise noted.











APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA404 offset voltage is laser-trimmed and will require no further trim for most applications. If desired, offset voltage can be trimmed by summing (see Figure 1). With this trim method there will be no degradation of input offset drift.




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-V_{\rm CC}$.

Unlike BIFET amplifiers, the **Difet** OPA404 requires input current limiting resistors only if its input voltage is greater than 8 volts more negative than $-V_{CC}$. A $10k\Omega$ series resistor will limit the input current to a safe value with up to $\pm 15V$ input levels even if both supply voltages are lost. (See Figure 2 and Absolute Maximum Ratings).

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.




FIGURE 2. Input Current vs Input Voltage with $\pm V_{CC}$ Pins Grounded.

BURR-BROWN® OPA404

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA404. To avoid leakage, utmost care must be used in planning the board layout. A "guard" pattern should completely surround the high impedance input leads and should be connected to a low-impedance point which is at the signal input potential. (See Figure 3).




FIGURE 3. Connection of Input Guard.

HANDLING AND TESTING

Measuring the unusually low bias current of the OPA404 is difficult without specialized test equipment; most commercial benchtop testers cannot accurately measure the OPA404 bias current. Low-leakage test sockets and special test fixtures are recommended if incoming inspection of bias current is to be performed.

To prevent surface leakage between pins, the DIP package should not be handled by bare fingers. Oils and salts from fingerprints or careless handling can create leakage currents that exceed the specified OPA404 bias currents.

If necessary, DIP packages and PC board assemblies can be cleaned with Freon TF®, baked for 30 minutes at 85°C, rinsed with de-ionized water, and baked again for 30 minutes at 85°C. Surface contamination can be prevented by the application of a high-quality conformal coating to the cleaned PC board assembly.

BIAS CURRENT CHANGE vs COMMON-MODE VOLTAGE

The input bias currents of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 4). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely low bias current of the OPA404 is not compromised by common-mode voltage.




FIGURE 4. Input Bias Current vs Common-Mode Voltage.

APPLICATIONS CIRCUITS

Figures 5 through 11 are circuit diagrams of various applications for the OPA404.




FIGURE 5. Auto-Zero Amplifier.




FIGURE 6. Low-Droop Positive Peak Detector.




FIGURE 7. Voltage-Controlled Microamp Current Source.




FIGURE 8. Sensitive Photodiode Amplifier.




FIGURE 9. FET Instrumentation Amplifier with Shield Driver.




FIGURE 10. 8-Pole 10Hz Low-Pass Filter.




FIGURE 11. Wide-Band Amplifier.





15-Apr-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA404AG	NRND	CDIP SB	JD	14	1	Green (RoHS & no Sb/Br)	AU	N / A for Pkg Type		OPA404AG	
OPA404BG	NRND	CDIP SB	JD	14	1	Green (RoHS & no Sb/Br)	AU	N / A for Pkg Type		OPA404BG	
OPA404KP	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA404KP	Samples
OPA404KPG4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA404KP	Samples
OPA404KU	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	0 to 70	OPA404KU	Samples
OPA404KU/1K	ACTIVE	SOIC	DW	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	0 to 70	OPA404KU	Samples
OPA404SG	NRND	CDIP SB	JD	14	1	Green (RoHS & no Sb/Br)	AU	N / A for Pkg Type		OPA404SG	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

15-Apr-2017

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA404KU/1K	SOIC	DW	16	1000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	OPA404KU/1K	SOIC	DW	16	1000	367.0	367.0	38.0

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.