
# CDCV855, CDCV855I 2.5-V PHASE-LOCK LOOP CLOCK DRIVER

SCAS660A - SEPTEMBER 2001 - REVISED DECEMBER 2002



### description

The CDCV855 is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK,  $\overline{\text{CLK}}$ ) to four differential pairs of clock outputs (Y[0:3],  $\overline{\text{Y[0:3]}}$ ) and one differential pair of feedback clock outputs (FBOUT,  $\overline{\text{FBOUT}}$ ). When  $\overline{\text{PWRDWN}}$  is high, the outputs switch in phase and frequency with CLK. When  $\overline{\text{PWRDWN}}$  is low, all outputs are disabled to a high-impedance state (3-state), and the PLL is shut down (low-power mode). The device also enters this low-power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typical 10 MHz). An input frequency detection circuit detects the low-frequency condition and after applying a >20-MHz input signal this detection circuit turns on the PLL again and enables the outputs.

When AV<sub>DD</sub> is tied to GND, the PLL is turned off and bypassed for test purposes. The CDCV855 is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV855 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV855 is characterized for both commercial and industrial temperature ranges.

#### **AVAILABLE OPTIONS**

<b>T</b> .	PACKAGED DEVICES				
ТА	TSSOP (PW)				
0°C to 70°C	CDCV855PW				
-40°C to 85°C	CDCV855IPW				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLE** (Select Functions)

	INPUT	·s				PLL		
AV <sub>DD</sub>	PWRDWN	CLK	CLK	Y[0:3]	Y[0:3]	FBOUT	FBOUT	
GND	Н	L	Н	L	Н	L	Н	Bypassed/Off
GND	Н	Н	L	Н	L	Н	L	Bypassed/Off
X	L	L	Н	Z	Z	Z	Z	Off
X	L	Н	L	Z	Z	Z	Z	Off
2.5 V (nom)	Н	L	Н	L	Н	L	Н	On
2.5 V (nom)	Н	Н	L	Н	L	Н	L	On
2.5 V (nom)	Х	<20 MHz†	<20 MHz <sup>†</sup>	Z	Z	Z	Z	Off

<sup>†</sup> Typically 10 MHz

# functional block diagram



## **Terminal Functions**

TER	MINAL	l					
NAME	NO.	1/0	DESCRIPTION				
AGND	10		Ground for 2.5-V analog supply				
$AV_{DD}$	9		2.5-V analog supply				
CLK, CLK	6, 7	ı	Differential clock input				
FBIN, FBIN	23, 22	I	Feedback differential clock input				
FBOUT, FBOUT	19, 20	0	Feedback differential clock output				
GND	1, 5, 14, 15, 28		Ground				
PWRDWN	24	ı	Control input to turn device in the power-down mode				
$V_{DDQ}$	4, 8, 11, 18, 21, 25		2.5-V supply				
Y[0:3]	3, 12, 17, 26	0	Buffered output copies of input clock, CLK				
<u>Y[0:3]</u>	2, 13, 16, 27	0	Buffered output copies of input clock, CLK				



SCAS660A - SEPTEMBER 2001 - REVISED DECEMBER 2002

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>DDQ</sub> , AV <sub>DD</sub>	
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	$-0.5 \text{ V to V}_{DDQ} + 0.5 \text{ V}$
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V <sub>DDQ</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DDQ}$ )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DDO</sub> )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DDQ</sub> )	±50 mA
Continuous current to GND or V <sub>DDQ</sub>	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): PW package	105.8°C/W
Storage temperature range T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 3.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

# recommended operating conditions (see Note 4)

		MIN	TYP	MAX	UNIT
Supply voltage, V <sub>DDQ</sub> , AV <sub>DD</sub>		2.3		2.7	V
Law law Band on tank	CLK, CLK, FBIN, FBIN			V <sub>DDQ</sub> /2 – 0.18	
Low-level input voltage, V <sub>IL</sub>	PWRDWN	-0.3		0.7	V
I Pale Javed Secretaria Name A	CLK, CLK, FBIN, FBIN	V <sub>DDQ</sub> /2 + 0.18	V <sub>DDQ</sub> /2 + 0.18		
High-level input voltage, V <sub>IH</sub>	PWRDWN	1.7		V <sub>DDQ</sub> + 0.3	V
DC input signal voltage (see Note 5)		-0.3		$V_{DDQ}$	V
Differential input signal voltage, V <sub>ID</sub> (see Note 6)	CLK, FBIN	0.36		V <sub>DDQ</sub> + 0.6	V
Output differential cross-voltage, $V_{O(X)}$ (see Note 7)		V <sub>DDQ</sub> /2 - 0.2	V <sub>DDQ</sub> /2	V <sub>DDQ</sub> /2 + 0.2	V
Input differential pair cross-voltage, $V_{I(X)}$ (see Note 7	7)	V <sub>DDQ</sub> /2 - 0.2		$V_{DDQ}/2 + 0.2$	V
High-level output current, IOH				-12	mA
Low-level output current, IOL				12	mA
Input slew rate, SR (see Figure 7)		1		4	V/ns
On senting from air to sent one T	Commercial	0		85	00
Operating free-air temperature, T <sub>A</sub>	Industrial	-40		85	°C

NOTES: 4. Unused inputs must be held high or low to prevent them from floating.

- 5. DC input signal voltage specifies the allowable dc execution of differential input.
- 6. Differential input signal voltage specifies the differential voltage |VTR VCP| required for switching, where VTR is the true input level and VCP is the complementary input level.
- 7. Differential cross-point voltage is expected to track variations of V<sub>DDQ</sub> and is the voltage at which the differential signals must be crossing.



SCAS660A - SEPTEMBER 2001 - REVISED DECEMBER 2002

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP†	MAX	UNIT
VIK	Input voltage	All inputs	$V_{DDQ} = 2.3 V,$	I <sub>I</sub> = -18 mA			-1.2	V
.,			V <sub>DDQ</sub> = min to max	x, I <sub>OH</sub> = −1 mA	V <sub>DDQ</sub> - 0.1			
VOH	High-level output	voltage	$V_{DDQ} = 2.3 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$ 1.7			V		
.,	I am land and and		V <sub>DDQ</sub> = min to max			0.1		
$V_{OL}$	Low-level output	voitage	$V_{DDQ} = 2.3 V,$	I <sub>OL</sub> = 12 mA			0.6	V
ЮН	High-level output	current	$V_{DDQ} = 2.3 V$ ,	V <sub>O</sub> = 1 V	-18	-32		mA
loL	Low-level output	current	$V_{DDQ} = 2.3 V$ ,	V <sub>O</sub> = 1.2 V	26	35		mA
VOD	Output voltage sv	ving	Differential entents	and the marks at a disciplin	1.1		V <sub>DDQ</sub> – 0.4	
VOX	Output differentia cross-voltage‡	I	Differential outputs a	V <sub>DDQ</sub> /2 – 0.2	V <sub>DDQ</sub> /2	V <sub>DDQ</sub> /2 + 0.2	V	
lį	Input current		$V_{DDQ} = 2.7 V,$	V <sub>I</sub> = 0 V to 2.7 V			±10	μА
loz	High-impedance- current	state output	V <sub>DDQ</sub> = 2.7 V,	$V_O = V_{DDQ}$ or GND			±10	μΑ
I <sub>DD(PD)</sub>	Power-down curr V <sub>DDQ</sub> + AV <sub>DD</sub>	ent on	CLK and $\overline{\text{CLK}} = 0 \text{ N}$ $\Sigma$ of IDD and AIDD	IHz; PWRDWN = Low;		100	200	μΑ
		.,	Differential outputs are terminated with 120 $\Omega$ / CL = 14 pF			150	180	
lDD	Dynamic current on V <sub>DDQ</sub>		Differential outputs are terminated with 120 $\Omega$ / CL = 0 pF	f <sub>O</sub> = 167 MHz		130	160	mA
$AI_{DD}$	Supply current or	n AV <sub>DD</sub>	f <sub>O</sub> = 167 MHz			8	10	mA
Cl	Input capacitance	<del></del>	V <sub>DDQ</sub> = 2.5 V	$V_I = V_{DDQ}$ or GND	2	2.5	3	pF
СО	Output capacitan	се	V <sub>DDQ</sub> = 2.5 V	$V_O = V_{DDQ}$ or GND	2.5	3	3.5	pF

<sup>†</sup> All typical values are at respective nominal VDDQ.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	MIN	MAX	UNIT
fCLK	Operating clock frequency	60	180	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time (PLL mode)		10	μs
	Stabilization time (Bypass mode)§		30	ns

<sup>§</sup> Recovery time required when the device goes from power-down mode into bypass mode (test mode with AV<sub>DD</sub> at GND).



<sup>‡</sup> Differential cross-point voltage is expected to track variation of VDDQ and is the voltage at which the differential signals must be crossing.

Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.


# switching characteristics

	PARAMETER	TES	T CONDITIONS	MIN	TYP <sup>†</sup> MAX	UNIT	
<sup>t</sup> PLH <sup>‡</sup>	Low-to-high level propagation delay time	Test mod	e/CLK to any output		4.5	ns	
<sup>t</sup> PHL <sup>‡</sup>	High-to-low level propagation delay time	Test mod	e/CLK to any output		4.5	ns	
. 8		66 MHz		<b>–</b> 55	55	ps	
<sup>t</sup> jit(per) <sup>§</sup>	Jitter (period), See Figure 5	100/133/	167/180 MHz	-35	35	ps	
		66 MHz		-60	60		
tjit(cc)§	Jitter (cycle-to-cycle), See Figure 2	100/133/	167/180 MHz	-50	50	ps	
		66 MHz		-130	130		
<sup>t</sup> jit(hper) <sup>§</sup>	Half-period jitter, See Figure 6			-90	90	ps	
, ( 1 )			180 MHz	-75	75		
	0	Load = 12	20Ω / 14 pF	1	2	V/ns	
<sup>t</sup> slr(o)	Output clock slew rate, See Figure 7	Load = 12	20Ω / 4 pF	1	3	V/ns	
		SSC off	66 MHz	-180	180		
			100/133 MHz	-130	130		
. 8	Dynamic phase offset (this includes jitter),		167/180 MHz	-90	90		
<sup>t</sup> d(Ø) <sup>§</sup>	See Figure 3(b)		66 MHz	-230	230	ps	
		SSC on	100/133 MHz	-170	170		
			167/180 MHz	-100	100		
	0	66 MHz		-150	150		
<sup>t</sup> (Ø)	Static phase offset, See Figure 3(a)	100/133/	167/180 MHz	-100	100	ps	
tsk <sub>(O)</sub> ¶	Output skew, See Figure 4				50	ps	
tr, tf	Output rise and fall times (20% – 80%)	Load: 120	) Ω/14 pF	650	900	ps	

<sup>†</sup> All typical values are at a respective nominal V<sub>DDQ</sub>. ‡ Refers to transition of noninverting output

<sup>§</sup> This parameter is assured by design but can not be 100% production tested. ¶ All differential output pins are terminated with 120  $\Omega$ /14 pF.

#### PARAMETER MEASUREMENT INFORMATION



NOTE:  $V_{(TT)} = GND$ 

Figure 1. Output Load Test Circuit






Figure 2. Cycle-to-Cycle Jitter

#### PARAMETER MEASUREMENT INFORMATION



(N is a Large Number of Samples)

(a) Static Phase Offset



(b) Dynamic Phase Offset

Figure 3. Phase Offset




Figure 4. Output Skew

#### PARAMETER MEASUREMENT INFORMATION




Figure 5. Period Jitter




Figure 6. Half-Period Jitter




Figure 7. Input and Output Slew Rates





11-Apr-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CDCV855IPW	NRND	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCV855-I	
CDCV855IPWG4	NRND	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCV855-I	
CDCV855IPWR	NRND	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCV855-I	
CDCV855IPWRG4	NRND	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CDCV855-I	
CDCV855PW	NRND	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCV855	
CDCV855PWG4	NRND	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCV855	
CDCV855PWR	NRND	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCV855	
CDCV855PWRG4	NRND	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCV855	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## **PACKAGE OPTION ADDENDUM**

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 24-Feb-2016

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCV855IPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
CDCV855PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 24-Feb-2016



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCV855IPWR	TSSOP	PW	28	2000	367.0	367.0	38.0
CDCV855PWR	TSSOP	PW	28	2000	367.0	367.0	38.0

PW (R-PDSO-G28)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G28)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
  C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity