www.ti.com


SCDS149-OCTOBER 2003-REVISED MARCH 2005

FEATURES

- Output Voltage Translation Tracks V_{CC}
- Supports Mixed-Mode Signal Operation on All Data I/O Ports
 - 5-V Input Down to 3.3-V Output Level Shift With 3.3-V V_{CC}
 - 5-V/3.3-V Input Down to 2.5-V Output Level Shift With 2.5-V $\mbox{V}_{\mbox{\scriptsize CC}}$
- 5-V-Tolerant I/Os With Device Powered Up or Powered Down
- Bidirectional Data Flow With Near-Zero Propagation Delay
- Low ON-State Resistance (r_{on}) Characteristics (r_{on} = 5 Ω Typ)
- Low Input/Output Capacitance Minimizes Loading (C_{io(OFF)} = 5 pF Typ)
- Data and Control Inputs Provide Undershoot Clamp Diodes

- Low Power Consumption ($I_{CC} = 20 \mu A Max$)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Digital Applications: Level Translation, USB Interface, Memory Interleaving, Bus Isolation
- Ideal for Low-Power Portable Equipment

DGV OR PW PACKAGE (TOP VIEW)



DESCRIPTION/ORDERING INFORMATION

The SN74CB3T3257 is a high-speed TTL-compatible FET multiplexer/demultiplexer with low ON-state resistance (r_{on}) , allowing for minimal propagation delay. The device fully supports mixed-mode signal operation on all data I/O ports by providing voltage translation that tracks V_{CC} . The SN74CB3T3257 supports systems using 5-V TTL, 3.3-V LVTTL, and 2.5-V CMOS switching standards, as well as user-defined switching levels (see Figure 1).

ORDERING INFORMATION

T _A	PACKA	.GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – PW	Tube	SN74CB3T3257PW	VC0E7
–40°C to 85°C	1350P – PW	Tape and reel	SN74CB3T3257PWR	KS257
	TVSOP - DGV	Tape and reel	SN74CB3T3257DGVR	KS257

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)


The SN74CB3T3257 is a 4-bit 1-of-2 multiplexer/demultiplexer with a single output-enable (\overline{OE}) input. The select (S) input controls the data path of the multiplexer/demultiplexer. When \overline{OE} is low, the multiplexer/demultiplexer is enabled, and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the multiplexer/demultiplexer is disabled, and a high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE (EACH MULTIPLEXER)

INPU	JTS	INPUT/OUTPUT	FUNCTION			
ŌĒ	s	Α	FUNCTION			
L	L	B1	A port = B1 port			
L	Н	B2	A port = B2 port			
Н	Χ	Z	Disconnect			




NOTE A: If the input high voltage (V_{IH}) level is greater than or equal to V_{CC} – 1 V, and less than or equal to 5.5 V, then the output high voltage (V_{OH}) level will be equal to approximately the V_{CC} voltage level.


Figure 1. Typical DC Voltage Translation Characteristics



LOGIC DIAGRAM (POSITIVE LOGIC)



SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW)



- (1) Gate voltage (V_G) is equal to approximately V_{CC} + V_T when the switch is ON and V_I > V_{CC} + V_T.
- (2) EN is the internal enable signal applied to the switch.

SN74CB3T3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER



SCDS149-OCTOBER 2003-REVISED MARCH 2005

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	7	V
V _{IN}	V _{IN} Control input voltage range ⁽²⁾⁽³⁾				7	V
V _{I/O}	Switch I/O voltage range(2)(3)(4)			-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0			-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0			-50	mA
I _{IO}	ON-state switch current ⁽⁵⁾	·			±128	mA
	Continuous current through V _{CC} or GND				±100	mA
0	Dealers thermal impedance (6)	DGV package PW package			120	°C/W
θ_{JA}	Package thermal impedance (6)				108	C/VV
T _{stg}	Storage temperature range			-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages are with respect to ground, unless otherwise specified.
- The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- $I_{\rm l}$ and $I_{\rm O}$ are used to denote specific conditions for $I_{\rm l/O}$. The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		2.3	3.6	V
V	High level control input valtage	V _{CC} = 2.3 V to 2.7 V	1.7	5.5	V
V _{IH}	High-level control input voltage	V _{CC} = 2.7 V to 3.6 V	2	5.5	V
V	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0	0.7	V
V_{IL}	Low-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8	
V _{I/O}	Data input/output voltage		0	5.5	V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN74CB3T3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V-TOLERANT LEVEL SHIFTER

SCDS149-OCTOBER 2003-REVISED MARCH 2005

Electrical Characteristics(1)

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITI	ONS	MIN	TYP ⁽²⁾	MAX	UNIT	
V _{IK}		$V_{CC} = 3 \text{ V, I}_{I} = -18 \text{ mA}$				-1.2	V	
V _{OH}		See Figures 3 and 4						
I _{IN}	Control inputs	V _{CC} = 3.6 V, V _{IN} = 3.6 V to 5.5 V or GND				±10	μΑ	
		$V_{CC} = 3.6 \text{ V},$			±20			
I		Switch ON,	$V_I = 0.7 \text{ V to } V_{CC} - 0.7 \text{ V}$			-40	μΑ	
		$V_{IN} = V_{CC}$ or GND	$V_1 = 0 \text{ to } 0.7 \text{ V}$		±5			
I _{OZ} (3)		$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ to } 5.5 \text{ V}, V_{I} = 0, \text{ Switch}$	OFF, V _{IN} = V _{CC} or GND			±10	μΑ	
I _{off}		$V_{CC} = 0$, $V_{O} = 0$ to 5.5 V, $V_{I} = 0$				10	μΑ	
		$V_{CC} = 3.6 \text{ V}, I_{I/O} = 0,$	$V_I = V_{CC}$ or GND			20	μΑ	
I _{CC}		Switch ON or OFF, $V_{IN} = V_{CC}$ or GND	$V_1 = 5.5 \text{ V}$			20	μΑ	
$\Delta I_{CC}^{(4)}$	Control inputs	V_{CC} = 3 V to 3.6 V, One input at V_{CC} – 0.6 V			300	μΑ		
C _{in}	Control inputs	$V_{CC} = 3.3 \text{ V}, V_{IN} = V_{CC} \text{ or GND}$		3		pF		
C	A port	$V_{CC} = 3.3 \text{ V}, V_{I/O} = 5.5 \text{ V}, 3.3 \text{ V}, \text{ or GND, Sv}$	vitch OFF V - V or CND		7		pF	
C _{io(OFF)}	B port	$v_{CC} = 3.3 \text{ v}, v_{I/O} = 3.3 \text{ v}, 3.3 \text{ v}, \text{ of GND, 3v}$		5		ρŀ		
	A port		$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$		6			
C	A port	$V_{CC} = 3.3 \text{ V},$ Switch ON.	$V_{I/O} = GND$		16		n.E	
C _{io(ON)}	B port	$V_{IN} = V_{CC}$ or GND	$V_{I/O} = 5.5 \text{ V or } 3.3 \text{ V}$		4		рF	
	Вроп		$V_{I/O} = GND$		16			
		$V_{\rm CC}$ = 2.3 V, TYP at $V_{\rm CC}$ = 2.5 V,	$I_O = 24 \text{ mA}$		5	8		
r _{on} (5)		$V_1 = 0$	I _O = 16 mA		5	8	Ω	
on `'		$V_{CC} = 3 \text{ V},$ $I_{O} = 64 \text{ mA}$			5	7	52	
		$V_1 = 0$	$I_O = 32 \text{ mA}$		5	7		

- V_{IN} and I_{IN} refer to control inputs. V_{I} , V_{O} , I_{I} , and I_{O} refer to data pins. All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_{A} = 25°C.
- For I/O ports, the parameter I_{OZ} includes the input leakage current.
- This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.
- Measured by the voltage drop between A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

Switching Characteristics


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = ± 0.2	2.5 V 2 V	V_{CC} = 3.3 V \pm 0.3 V		UNIT
	(INPUT)	(001701)	MIN	MAX	MIN	MAX	
t _{pd} ⁽¹⁾	A or B	B or A		0.15		0.25	ns
t _{pd(s)}	S	A	1	9.5	1	7	ns
	S	В	1	9	1	7.5	
t _{en}	ŌĒ	A or B	1	9	1	7.5	ns
t _{dis}	S	В	1	7	1	7.5	
	ŌE	A or B	1	6	1	8	ns


The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	R _L	VI	CL	V_{Δ}
t _{pd(s)}	2.5 V \pm 0.2 V	Open	500 Ω	3.6 V or GND	30 pF	
·pa(s)	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V or GND	50 pF	
t/t	2.5 V \pm 0.2 V	2×V _{CC}	500 Ω	GND	30 pF	0.15 V
t _{PLZ} /t _{PZL}	3.3 V \pm 0.3 V	$2 \times V_{CC}$	500 Ω	GND	50 pF	0.3 V
4 /4	2.5 V ± 0.2 V	Open	500 Ω	3.6 V	30 pF	0.15 V
t _{PHZ} /t _{PZH}	3.3 V \pm 0.3 V	Open	500 Ω	5.5 V	50 pF	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 2. Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS





Figure 3. Data Output Voltage vs Data Input Voltage



TYPICAL CHARACTERISTICS



OUTPUT VOLTAGE HIGH




Figure 4. V_{OH} Values





24-Apr-2015

PACKAGING INFORMATION

	_		-								
Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74CB3T3257DGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS257	Samples
SN74CB3T3257PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS257	Samples
SN74CB3T3257PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS257	Samples
SN74CB3T3257PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS257	Samples
SN74CB3T3257PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS257	Samples
SN74CB3T3257PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	KS257	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

24-Apr-2015

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CB3T3257DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74CB3T3257PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CB3T3257DGVR	TVSOP	DGV	16	2000	367.0	367.0	35.0
SN74CB3T3257PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.