Dual D Flip-Flop with Set and Reset

High-Performance Silicon-Gate CMOS


The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and \overline{Q} outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the JEDEC Standard No. 7.0 A Requirements
- Chip Complexity: 128 FETs or 32 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

LOGIC DIAGRAM





ON Semiconductor®


http://onsemi.com






SOIC-14 NE D SUFFIX CASE 751A TSSOP-14 DT SUFFIX CASE 948G

PIN ASSIGNMENT



MARKING DIAGRAMS



SOIC-14 NB



TSSOP-14

A = Assembly Location

L, WL = Wafer Lot Y, YY = Year W, WW = Work Week G or = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

FUNCTION TABLE

| | Inputs | | | | puts |
|-----|--------|---------------|------|-------|-------|
| Set | Reset | Clock | Data | Ø | Q |
| L | Н | Χ | Χ | Н | L |
| н | L | Χ | Χ | L | Н |
| L | L | Χ | X | H* | H* |
| н | Н | \mathcal{L} | Н | Н | L |
| н | Н | \mathcal{L} | L | L | Н |
| н | Н | L | Χ | No CI | nange |
| н | Н | Н | X | No CI | nange |
| Н | Н | ~ | Χ | | nange |

^{*}Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|-------------------------------------------------|--------------------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | -0.5 to + 7.0 | V |
| V _{in} | DC Input Voltage (Referenced to GND) | -0.5 to V_{CC} + 0.5 | V |
| V _{out} | DC Output Voltage (Referenced to GND) | -0.5 to V_{CC} + 0.5 | V |
| I _{in} | DC Input Current, per Pin | ±20 | mA |
| l _{out} | DC Output Current, per Pin | ±25 | mA |
| I _{CC} | DC Supply Current, V _{CC} and GND Pins | ±50 | mA |
| P _D | Power Dissipation in Still Air, SOIC Package† | 500 | mW |
| | TSSOP Package† | 450 | |
| T _{stg} | Storage Temperature | -65 to +150 | °C |
| TL | Lead Temperature, 1 mm from Case for 10 Seconds | | °C |
| | (SOIC or TSSOP Package) | 260 | |
| | | 300 | |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq V_{CC} .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | | Max | Unit |
|------------------------------------|------------------------------------------------------|-------------|-----------------|------|
| V _{CC} | DC Supply Voltage (Referenced to GND) | 2.0 | 6.0 | V |
| V _{in} , V _{out} | DC Input Voltage, Output Voltage (Referenced to GND) | | V _{CC} | V |
| T _A | Operating Temperature, All Package Types | - 55 | +125 | °C |
| t _r , t _f | Input Rise and Fall Time $V_{CC} = 2.0 \text{ V}$ | 0 | 1000 | ns |
| | (Figures 1, 2, 3) $V_{CC} = 3.0 \text{ V}$ | 0 | 600 | |
| | $V_{CC} = 4.5 \text{ V}$ | 0 | 500 | |
| | $V_{CC} = 6.0 \text{ V}$ | 0 | 400 | |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

| | | | | Gu | aranteed Li | mit | |
|-----------------|------------------------------------------------|---------------------------------------------------------------------|----------------------|----------------|----------------|-------------|------|
| Symbol | Parameter | Test Conditions | V _{CC} V | –55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| V _{IH} | Minimum High–Level Input | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ | 2.0 3.0 | 1.5 2.1 | 1.5 | 1.5 | V |
| | Voltage | $ I_{out} \leq 20 \mu\text{A}$ | 3.0 4.5 | 3.15 | 2.1 3.15 | 2.1 3.15 | |
| | | | 6.0 | 4.2 | 4.2 | 4.2 | |
| V _{IL} | Maximum Low–Level Input | $V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V}$ | 2.0 3.0 | 0.5 0.9 | 0.5 | 0.5 | V |
| | Voltage | $ I_{out} \le 20 \mu\text{A}$ | 3.0 4.5 | 1.35 | 0.9 1.35 | 0.9 1.35 | |
| | | | 6.0 | 1.8 | 1.8 | 1.8 | |
| V _{OH} | Minimum High-Level Output | $V_{in} = V_{IH}$ or V_{IL} | 2.0 | 1.9 | 1.9 | 1.9 | V |
| | Voltage | $ I_{out} \le 20 \mu\text{A}$ | 4.5 | 4.4 | 4.4 | 4.4 | |
| | | | 6.0 | 5.9 | 5.9 | 5.9 | |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} I_{out} \leq 2.4 \text{ mA}$ | 3.0 | 2.48 | 2.34 | 2.2 | |
| | | $ I_{out} \le 4.0 \text{ mA}$ | 4.5 | 3.98 | 3.84 | 3.7 | |
| | | $ I_{out} \le 5.2 \text{ mA}$ | 6.0 | 5.48 | 5.34 | 5.2 | |
| V_{OL} | Maximum Low-Level Output | $V_{in} = V_{IH}$ or V_{IL} | 2.0 | 0.1 | 0.1 | 0.1 | V |
| | Voltage | $ I_{out} \le 20 \mu\text{A}$ | 4.5 | 0.1 | 0.1 | 0.1 | |
| | | | 6.0 | 0.1 | 0.1 | 0.1 | |
| | | $V_{in} = V_{IH} \text{ or } V_{IL} I_{out} \leq 2.4 \text{ mA}$ | 3.0 | 0.26 | 0.33 | 0.4 | |
| | | $ I_{out} \le 4.0 \text{ mA}$ | 4.5 | 0.26 | 0.33 | 0.4 | |
| | | $ I_{out} \le 5.2 \text{ mA}$ | 6.0 | 0.26 | 0.33 | 0.4 | |
| l _{in} | Maximum Input Leakage Current | $V_{in} = V_{CC}$ or GND | 6.0 | ±0.1 | ±1.0 | ±1.0 | μΑ |
| Icc | Maximum Quiescent Supply Current (per Package) | $V_{in} = V_{CC}$ or GND $I_{out} = 0 \mu A$ | 6.0 | 2.0 | 20 | 80 | μΑ |

AC ELECTRICAL CHARACTERISTICS (C_L = 50 pF, Input t_r = t_f = 6.0 ns)

| | | | Gu | aranteed Li | mit | |
|----------------------------------------|-------------------------------------------------------------------------------------------|--------------------------|-----------------------|-----------------------|------------------------|------|
| Symbol | Parameter | v _{cc} v | – 55 to 25°C | ≤ 85°C | ≤ 125°C | Unit |
| f _{max} | Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 6.0 15 30 35 | 4.8 10 24 28 | 4.0 8.0 20 24 | MHz |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Clock to Q or Q (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 100 75 20 17 | 125 90 25 21 | 150 120 30 26 | ns |
| t _{PLH} , t _{PHL} | Maximum Propagation Delay, Set or Reset to Q or $\overline{\mathbb{Q}}$ (Figures 2 and 4) | 2.0 3.0 4.5 6.0 | 105 80 21 18 | 130 95 26 22 | 160 130 32 27 | ns |
| t _{TLH} , t _{THL} | Maximum Output Transition Time, Any Output (Figures 1 and 4) | 2.0 3.0 4.5 6.0 | 75 30 15 13 | 95 40 19 16 | 110 55 22 19 | ns |
| C _{in} | Maximum Input Capacitance | _ | 10 | 10 | 10 | pF |

| | | Typical @ 25°C, V _{CC} = 5.0 V | |
|----------|------------------------------------------------|-----------------------------------------|----|
| C_{PD} | Power Dissipation Capacitance (Per Flip-Flop)* | 32 | pF |

^{*} Used to determine the no–load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.

TIMING REQUIREMENTS (Input $t_f = t_f = 6.0 \text{ ns}$)


| | | | Guaranteed Limit | | | |
|---------------------------------|------------------------------------------------------------------|--------------------------|---------------------------|---------------------------|---------------------------|------|
| Symbol | Parameter | V _{CC} | –55 to 25°C | ≤ 85 °C | ≤ 125°C | Unit |
| t _{su} | Minimum Setup Time, Data to Clock (Figure 3) | 2.0 3.0 4.5 6.0 | 80 35 16 14 | 100 45 20 17 | 120 55 24 20 | ns |
| t _h | Minimum Hold Time, Clock to Data (Figure 3) | 2.0 3.0 4.5 6.0 | 3.0 3.0 3.0 3.0 | 3.0 3.0 3.0 3.0 | 3.0 3.0 3.0 3.0 | ns |
| t _{rec} | Minimum Recovery Time, Set or Reset Inactive to Clock (Figure 2) | 2.0 3.0 4.5 6.0 | 8.0 8.0 8.0 8.0 | 8.0 8.0 8.0 8.0 | 8.0 8.0 8.0 8.0 | ns |
| t _w | Minimum Pulse Width, Clock (Figure 1) | 2.0 3.0 4.5 6.0 | 60 25 12 10 | 75 30 15 13 | 90 40 18 15 | ns |
| t _w | Minimum Pulse Width, Set or Reset (Figure 2) | 2.0 3.0 4.5 6.0 | 60 25 12 10 | 75 30 15 13 | 90 40 18 15 | ns |
| t _r , t _f | Maximum Input Rise and Fall Times (Figures 1, 2, 3) | 2.0 3.0 4.5 6.0 | 1000 800 500 400 | 1000 800 500 400 | 1000 800 500 400 | ns |

ORDERING INFORMATION

| Device | Package | Shipping [†] |
|------------------|-------------------------|-----------------------|
| MC74HC74ADG | SOIC-14 NB (Pb-Free) | 55 Units / Rail |
| NLV74HC74ADG* | SOIC-14 NB (Pb-Free) | 55 Units / Rail |
| MC74HC74ADR2G | SOIC-14 NB (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC74ADR2G* | SOIC-14 NB (Pb-Free) | 2500 / Tape & Reel |
| MC74HC74ADTR2G | TSSOP-14 (Pb-Free) | 2500 / Tape & Reel |
| NLV74HC74ADTR2G* | TSSOP-14 (Pb-Free) | 2500 / Tape & Reel |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

SWITCHING WAVEFORMS



 V_{CC} 50% SET OR — GND RESET $\overline{\mathsf{Q}}$ OR Q 50% -t_{PLH} 50% Q OR \overline{Q} $\rm V_{\rm CC}$ 50% CLOCK GND

Figure 1.

Figure 2.





Figure 3.



*Includes all probe and jig capacitance

Figure 4.





Figure 5. EXPANDED LOGIC DIAGRAM




0.10


SOIC-14 NB CASE 751A-03 ISSUE L

DATE 03 FEB 2016









- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
 - ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 - DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT
- MAXIMUM MATERIAL CONDITION.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- 5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|--------|-------|
| DIM | MIN MAX | | MIN | MAX |
| Α | 1.35 | 1.75 | 0.054 | 0.068 |
| A1 | 0.10 | 0.25 | 0.004 | 0.010 |
| АЗ | 0.19 | 0.25 | 0.008 | 0.010 |
| b | 0.35 | 0.49 | 0.014 | 0.019 |
| D | 8.55 | 8.75 | 0.337 | 0.344 |
| Е | 3.80 | 4.00 | 0.150 | 0.157 |
| е | 1.27 | BSC | 0.050 | BSC |
| Н | 5.80 | 6.20 | 0.228 | 0.244 |
| h | 0.25 | 0.50 | 0.010 | 0.019 |
| L | 0.40 | 1.25 | 0.016 | 0.049 |
| M | 0 ° | 7° | 0 ° | 7° |

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Α = Assembly Location

WL = Wafer Lot Υ = Year WW = Work Week = Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator. "G" or microdot " ■". may or may not be present.

SOLDERING FOOTPRINT*

| 1 | 6.50 – | - | 14X 1.18 |
|-----------|--------|----------|-------------|
| | | | |
| | | | _ 1.27 |
| _ | | | PITCH |
| 14X 1 | | | _ |
| 14X 10.58 | | | |
| | | | |

DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--|
| DESCRIPTION: | SOIC-14 NB | | PAGE 1 OF 2 | |

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


SOIC-14 CASE 751A-03 ISSUE L

DATE 03 FEB 2016

| STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 2: CANCELLED | STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE | STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 9. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE | STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE | STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 8. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON ANODE 13. ANODE/CATHODE 14. ANODE/CATHODE | STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 8. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE |

| DOCUMENT NUMBER: | 98ASB42565B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | |
|------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| DESCRIPTION: | SOIC-14 NB | | PAGE 2 OF 2 |

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



DATE 17 FEB 2016

- NOTES.

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSION A DOES NOT INCLUDE MOLD
- FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 DIMENSION B DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
- INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.

 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.

 6. TERMINAL NUMBERS ARE SHOWN FOR DEFERENCE ONLY.
- REFERENCE ONLY.
 DIMENSION A AND B ARE TO BE
 DETERMINED AT DATUM PLANE -W-.

| | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 4.90 | 5.10 | 0.193 | 0.200 |
| В | 4.30 | 4.50 | 0.169 | 0.177 |
| С | | 1.20 | | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| Н | 0.50 | 0.60 | 0.020 | 0.024 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| М | 0° | 8 ° | 0 ° | 8 ° |

GENERIC MARKING DIAGRAM*



= Assembly Location

= Wafer Lot ٧ = Year

W = Work Week

= Pb-Free Package (Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

| SOLDERING FOOTPRINT | | | | |
|---------------------|-------------------------|--|--|--|
| 7. | 06 | | | |
| 1 | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| J | ———— PITCH | | | |
| 14X 0.36 | | | | |
| 0.36 → 1.26 | DIMENSIONS: MILLIMETERS | | | |

| DOCUMENT NUMBER: | 98ASH70246A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. | | |
|------------------|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|--|
| DESCRIPTION: | TSSOP-14 WB | | PAGE 1 OF 1 | |

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative