ESD Protection Diodes

Low Capacitance ESD Protection for High Speed Video Interface

The MG2040 ESD protection diode is designed specifically to protect HDMI and Display Port with full functionality ESD protection and back drive current protection for V_{CC} line. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines. The flow-through style package allows for easy PCB layout and matched trace lengths necessary to maintain consistent impedance for the high speed TMDS lines.

Features

- Full Function HDMI / Display Port Solution
- Single Connect, Flow through Routing for TMDS Lines
- Low Capacitance (0.35 pF Typical, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 Level 4 (±8 kV Contact)
- UL Flammability Rating of 94 V–0
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

Typical Applications

- HDMI
- Display Port

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	ΤL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±15 ±15	kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note AND8308/D for further description of survivability specs.



ON Semiconductor®


www.onsemi.com

•		MARKING DIAGRAM		
18	UDFN18 CASE 517CP	2040M• O •		
2040 M	= Specific Device Code = Date Code = Pb-Free Package			
(Note: Micr	odot may be in eit	her location)		

ORDERING INFORMATION

Device	Package	Shipping
MG2040MUTAG	UDFN18 (Pb-Free)	3000 / Tape & Reel
SZMG2040MUTAG	UDFN18 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



Center Pins, Pin 12, 14, 16, 18 Note: Common GND – Only Minimum of 1 GND connection required






Figure 1. Pin Schematic





Note: Pins 12, 14, 16, 18 and center pins are connected internally as a common ground. Only minimum of one pin needs to be connected to ground for functionality of all pins.


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V _{RWM}	I/O Pin to GND (Note 1)			5.0	V
Breakdown Voltage	V _{BR}	I _T = 1 mA, I/O Pin to GND	5.5			V
Reverse Leakage Current	I _R	V _{RWM} = 5 V, I/O Pin to GND	1.0		1.0	μΑ
Clamping Voltage (Note 1)	V _C	I _{PP} = 1 A, I/O Pin to GND (8 x 20 μs pulse)	10		10	V
Clamping Voltage (Note 2)	V _C	IEC61000-4-2, ±8 kV Contact	See Figures 3 and 4		V	
Clamping Voltage TLP (Note 3) See Figures 8 through 11	V _C	I _{PP} = 8 A I _{PP} = 16 A I _{PP} = -8 A I _{PP} = -16 A		11.4 15.3 -4.6 -8.1		
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz between I/O Pins		0.15	0.20	pF
		V_R = 0 V, f = 1 MHz between I/O Pins and GND		0.35	0.42	
Junction Capacitance	ΔC_{J}	V _R = 0 V, f = 1 MHz between I/O Pins		0.02		pF
Difference		$V_R = 0 V$, f = 1 MHz between I/O Pins and GND		0.04		

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Surge current waveform per Figure 7. 1.

2. For test procedure see Figures 5 and 6 and application note AND8307/D.

3. ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \ \Omega$, $t_p = 100 \ ns$, $t_r = 4 \ ns$, averaging window; $t_1 = 30 \ ns$ to $t_2 = 60 \ ns$.



Clamping Voltage






Figure 4. IEC61000-4-2 -8 KV Contact **Clamping Voltage**

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8









Figure 6. Diagram of ESD Clamping Voltage Test Setup


The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000-4-2 waveform. Since the IEC61000-4-2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.










Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 10. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 11 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.






Figure 10. Simplified Schematic of a Typical TLP System






Figure 11. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms




Without ESD

With MG2040










PACKAGE DIMENSIONS

UDFN18, 5.5 x 1.5, 0.5P/0.75P CASE 517CP ISSUE A



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or the rights of others. ON Semiconductor and tesigned, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconducts harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or deat

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative