## FEATURES

Up to $\mathbf{2 5}$ Mbps data rate (NRZ) Low propagation delay: 25 ns typical Low dynamic power consumption 1.8 V to 5 V level translation

High temperature operation: $125^{\circ} \mathrm{C}$
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V / \mu s}$
Output default select
20-lead, RoHS-compliant, SSOP package
Safety and regulatory approvals:
UL recognition: 3750 V rms for 1 minute per UL 1577
CSA Component Acceptance Notice \#5A
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
$V_{\text {Iorm }}=560 \mathrm{~V}$ peak

## APPLICATIONS

General-purpose multichannel isolation SPI interface/data converter isolation Industrial field bus isolation

## GENERAL DESCRIPTION

The ADuM3480/ADuM3481/ADuM3482 ${ }^{1}$ are quad-channel digital isolators based on the Analog Devices, Inc., iCoupler $^{\circ}$ technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices and other integrated couplers. With typical propagation delay reduced to 25 ns , pulse width distortion is also halved.

The four channels of the ADuM3480/ADuM3481/ADuM3482 are available in a variety of channel configurations with two data rate grades up to 25 Mbps (see the Ordering Guide section). All models use separate core and I/O power supplies. The core operates between 3.0 V and 5.5 V , whereas the $\mathrm{I} / \mathrm{O}$ supply can range from 1.8 V to 5.5 V . If $\mathrm{I} / \mathrm{O}$ operation is required within the range of the core supply, the two supplies can be tied together to allow single-supply operation. When the I/O must interface with logic levels that are different from the core supply voltage, the I/O supply operates independently of the core supply over its wider range. The minimum I/O supply voltage is 1.8 V , which allows compatibility with low voltage logic. Both core and I/O supplies are required for proper operation.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM3480


Figure 2. ADuM3481


Figure 3. ADuM3482
${ }^{1}$ Protected by U.S. Patents $5,952,849 ; 6,873,065 ; 6,903,578 ;$ and $7,075,329$. Other patents are pending.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description .....  1
Functional Block Diagrams. .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-5 V Operation. ..... 3
Electrical Characteristics-3 V Operation. ..... 5
Electrical Characteristics-1.8 V Operation ..... 7
Package Characteristics ..... 9
Regulatory Information ..... 9
Regulatory Approvals ..... 9
Insulation and Safety Related Specifications ..... 9
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics ..... 10
REVISION HISTORY
6/14—Rev. 0 to Rev. A
Changed Safety Certification Status from Pending to Approved(Throughout)1
Changes to Table 12 ..... 9
Changed Highest Allowable Overvoltage from $5300 \mathrm{~V}_{\text {Peak }}$ to 4000 V peak. ..... 10
Changes to DC Correctness and Magnetic Field Immunity Section. ..... 17
Changes to Ordering Guide ..... 20
7/12—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS-5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDL} 1}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DDL} 2}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDL} 1}, \mathrm{~V}_{\mathrm{DD1}} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDL} 2}, \mathrm{~V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$, and CMOS signal levels, unless otherwise noted.

Table 1.

| Parameter | Symbol | A Grade |  |  | B Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |  |  |  |
| Pulse Width | PW | 1000 |  |  | 40 |  |  | ns | Within PWD limit |
| Data Rate |  |  |  | 1 |  |  | 25 | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{tpHL}^{\text {t }}$ PLH |  | 65 | 90 |  | 25 | 33 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  |  | 6 |  |  | 3 | ns | \|t tıL $^{\text {- }}$ tPHL ${ }^{\text {l }}$ |
| Change vs. Temperature |  |  | 7 |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | $t_{\text {PSK }}$ |  |  | 50 |  |  | 17 | ns | Between any two units |
| Channel Matching |  |  |  |  |  |  |  |  |  |
| Codirectional | $t_{\text {PSKCD }}$ |  |  | 19 |  |  | 5 | ns |  |
| Opposing Direction | tPskod |  |  | 25 |  |  | 7 | ns |  |
| Jitter |  |  | 2 |  |  | 2 |  | ns |  |

Table 2.

| Parameter | Symbol | 1 Mbps-A, B Grades |  |  | 25 Mbps-B Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |
| ADuM3480 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 2.0 | 2.9 |  | 8.6 | 12 | mA |  |
|  | $\mathrm{I}_{\text {DLL1 }}$ |  | 0.11 | 0.4 |  | 0.2 | 0.6 | mA |  |
|  | Iod2 |  | 5.1 | 6.9 |  | 6.0 | 7.5 | mA |  |
|  | IddL2 |  | 0.2 | 0.7 |  | 2.1 | 4.8 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
| ADuM3481 | IDD1 |  | 2.8 | 3.0 |  | 7.9 | 10 | mA |  |
|  | $\mathrm{I}_{\text {DLL }}$ |  | 0.14 | 0.5 |  | 0.7 | 1.4 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
|  | IDD2 |  | 4.3 | 5.7 |  | 6.7 | 7.8 | mA |  |
|  | IdDL2 |  | 0.18 | 0.6 |  | 1.6 | 3.2 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
| ADuM3482 | ldD1 |  | 3.5 | 4.1 |  | 7.3 | 8.8 | mA |  |
|  | IDDL1 |  | 0.16 | 0.5 |  | 1.2 | 2.4 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
|  | $\mathrm{l}_{\mathrm{DD} 2}$ |  | 3.5 | 4.7 |  | 7.3 | 8.8 | mA |  |
|  | IdDL2 |  | 0.16 | 0.65 |  | 1.2 | 2.4 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | 0.7 V VDLx |  |  | V |  |
| Logic Low | $\mathrm{V}_{\text {IL }}$ |  |  | 0.3 V VDLX | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | Vон | $V_{\text {DDIL }}-0.1$ | 5.0 |  | V | $\mathrm{l}_{\text {Ox }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{l}}=\mathrm{V}_{\text {lxH }}$ |
|  |  | VDDIX -0.4 | 4.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low | Vol |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \times}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\text {DDL }}, 0 \mathrm{~V} \leq \mathrm{V}_{\text {CTRLX }} \leq \mathrm{V}_{\text {DDLX }}$ |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Supply Current |  |  |  |  |  |  |
| Regulator Input Side | IDDI (0) |  | 0.50 | 0.60 | mA |  |
| I/O Input | IDDIL(0) |  | 0.027 | 0.05 | mA |  |
| Regulator Output Side | IdDo (0) |  | 1.26 | 1.7 | mA |  |
| I/O Output | Iddol (0) |  | 0.031 | 0.10 | mA |  |
| Dynamic Supply Current |  |  |  |  |  |  |
| Regulator Input Side | $\operatorname{lodi~(~})^{\text {( }}$ |  | 0.070 |  | mA/Mbps |  |
| I/O Input | IdDIL (D) |  | 0.90 |  | $\mu \mathrm{A} / \mathrm{Mbps}$ |  |
| Regulator Output Side | IDDO (D) |  | 0.010 |  | mA/Mbps |  |
| I/O Output | IDDOL (D) |  | 0.020 |  | mA/Mbps |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{1}$ | \|CM| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{1 \mathrm{X}}=\mathrm{V}_{\mathrm{DDLX},} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V} \text {, transient } \\ & \text { magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Period | $\mathrm{tr}_{\mathrm{r}}$ |  | 1.66 |  | $\mu \mathrm{s}$ |  |

[^0]
## ADuM3480/ADuM3481/ADuM3482

## ELECTRICAL CHARACTERISTICS—3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDL} 1}=\mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DDL} 2}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDLL}}, \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DDL} 2}, \mathrm{~V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

Table 4.

| Parameter | Symbol | A Grade |  |  | B Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS | PW | 1000 |  | 1 | 40 | 28 | 25 | ns Mbps ns | Within PWD limit Within PWD limit $50 \%$ input to $50 \%$ output \|tPLH - tpHL| |
| Pulse Width |  |  |  |  |  |  |  |  |  |
| Data Rate |  |  |  |  |  |  |  |  |  |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}^{\text {P }}$ |  | 71 | $\begin{aligned} & 99 \\ & 12 \end{aligned}$ |  |  | 38 |  |  |
| Pulse Width Distortion | PWD |  | 2 |  |  | 33 | 5 | ns $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Change vs. Temperature |  |  | 7 | 58 |  |  |  |  |  |
| Propagation Delay Skew | $\mathrm{t}_{\text {PK }}$ |  |  |  |  |  | 20 | ns | Between any two units |
| Channel Matching |  |  |  |  |  |  |  |  |  |
| Codirectional | tPSKCD |  |  | 20 |  |  | 6 | ns |  |
| Opposing Direction | tPskod |  |  | 26 |  |  | 9 | ns |  |
| Jitter |  |  | 4 |  |  | 3 |  | ns |  |

Table 5.

| Parameter | Symbol | 1 Mbps-A, B Grades |  |  | 25 Mbps-B Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |
| ADuM3480 | IDD1 |  | 1.4 | 2.9 |  | 8.1 | 11 | mA |  |
|  | IDDL1 |  | 0.08 | 0.4 |  | 0.13 | 0.5 | mA |  |
|  | IDD2 |  | 4.9 | 6.7 |  | 5.8 | 7.2 | mA |  |
|  | IDDL2 |  | 0.14 | 0.40 |  | 1.4 | 2.5 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
| ADuM3481 | ldD1 |  | 2.3 | 3.0 |  | 7.5 | 9.8 | mA |  |
|  | IDDL1 |  | 0.09 | 0.4 |  | 0.46 | 1.4 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
|  | $\mathrm{I}_{\text {DD } 2}$ |  | 4.0 | 5.7 |  | 6.4 | 7.5 | mA |  |
|  | IDDL2 |  | 0.12 | 0.5 |  | 1.1 | 2.7 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
| ADuM3482 | ldD1 |  | 3.2 | 4.2 |  | 7.0 | 8.8 | mA |  |
|  | IDDL1 |  | 0.11 | 0.5 |  | 0.78 | 1.7 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
|  | lod2 |  | 3.2 | 4.2 |  | 7.0 | 8.8 | mA |  |
|  | IDDL2 |  | 0.11 | 0.5 |  | 0.78 | 1.7 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |

## ADuM3480/ADuM3481/ADuM3482

Table 6.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS <br> Input Voltage Threshold <br> Logic High <br> Logic Low <br> Output Voltages Logic High <br> Logic Low <br> Input Current per Channel <br> Supply Current per Channel Quiescent Supply Current Regulator Input Side I/O Input Regulator Output Side I/O Output <br> Dynamic Supply Current Regulator Input Side I/O Input Regulator Output Side I/O Output | $\mathrm{V}_{\mathrm{IH}}$ <br> VIL <br> Vон <br> VoL <br> 1 <br> IDDI(0) <br> IDDIL (Q) <br> IDDO (Q) <br> IDDOL(Q) <br> IDDI(D) <br> IDDIL (D) <br> IDDO (D) <br> IDDOL(D) | $0.7 \mathrm{~V}_{\mathrm{DLLX}}$ <br> $V_{D D L X}-0.1$ <br> $V_{\text {DDIX }}-0.4$ $-10$ | $\begin{aligned} & 3.0 \\ & 2.8 \\ & 0.0 \\ & 0.2 \\ & +0.01 \\ & \\ & 0.36 \\ & 0.019 \\ & 1.21 \\ & 0.021 \\ & \\ & 0.070 \\ & 0.53 \\ & 0.010 \\ & 0.013 \end{aligned}$ | $\begin{aligned} & 0.3 \mathrm{~V}_{\mathrm{DLL}} \\ & \\ & \\ & 0.1 \\ & 0.4 \\ & +10 \\ & \\ & \\ & 0.5 \\ & 0.050 \\ & 1.7 \\ & 0.050 \end{aligned}$ | V <br> V <br> V <br> V <br> V <br> V <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> mA <br> mA <br> mA/Mbps $\mu \mathrm{A} / \mathrm{Mbps}$ mA/Mbps mA/Mbps |  |
| AC SPECIFICATIONS <br> Output Rise/Fall Time Common-Mode Transient Immunity ${ }^{1}$ <br> Refresh Period | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ <br> \|CM| <br> $\mathrm{t}_{\mathrm{r}}$ | 25 | $\begin{aligned} & 3 \\ & 35 \\ & \\ & 1.66 \end{aligned}$ |  | ns kV/ $\mu \mathrm{s}$ $\mu s$ | 10\% to 90\% <br> $V_{\text {IX }}=V_{\text {DDLX, }} V_{\text {CM }}=1000 \mathrm{~V}$, <br> transient magnitude $=800 \mathrm{~V}$ |

[^1]
## ELECTRICAL CHARACTERISTICS—1.8 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDL}}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDL} 2}=1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range: $\mathrm{V}_{\mathrm{DDL} 1}=1.8 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDL} 2}=1.8 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+125^{\circ} \mathrm{C}$; unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

Table 7.

| Parameter | Symbol | A Grade |  |  | B Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS | PW | 1000 |  |  | 40 |  |  |  |  |
| Pulse Width |  |  |  |  |  |  |  | ns | Within PWD limit |
| Data Rate |  |  |  | 1 |  |  | 25 | Mbps | Within PWD limit |
| Propagation Delay | tPHL, tpLH |  | 86 | 145 |  | 43 | 85 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  | 6 | 32 |  | 6 | 30 | ns | \|tPLH - tertl |
| Change vs. Temperature |  |  | 7 |  |  | 3 |  | ps/ $/{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew | tpsk |  |  | 93 |  |  | 60 | ns | Between any two units |
| Channel Matching |  |  |  |  |  |  |  |  |  |
| Codirectional | tPSKCD |  |  | 40 |  |  | 34 | ns |  |
| Opposing Direction | $\mathrm{t}_{\text {PSKod }}$ |  |  | 55 |  |  | 37 | ns |  |
| Jitter |  |  | 4 |  |  | 3 |  | ns |  |

Table 8.

| Parameter | Symbol | 1 Mbps-A, B Grades |  |  | 25 Mbps-B Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  |  |
| ADuM3480 | IDD1 |  | 1.4 | 1.9 |  | 8.1 | 11 | mA |  |
|  | IDDL1 |  | 0.04 | 0.3 |  | 0.07 | 0.4 | mA |  |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 4.7 | 6.5 |  | 5.7 | 7.3 | mA |  |
|  | IdDL2 |  | 0.08 | 0.5 |  | 0.82 | 1.5 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
| ADuM3481 | ldD1 |  | 2.3 | 2.8 |  | 7.5 | 10 | mA |  |
|  | IdDLI |  | 0.05 | 0.35 |  | 0.25 | $0.7$ | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
|  | $\mathrm{I}_{\mathrm{DD} 2}$ |  | 3.9 | 5.7 |  | 6.3 | 8.0 | mA |  |
|  | IDDL2 |  | 0.07 | 0.4 |  | 0.63 | 1.3 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
| ADuM3482 | IDD1 |  | 3.1 | 3.8 |  | 6.9 | 8.7 | mA |  |
|  | IDDL1 |  | 0.06 | 0.4 |  | 0.44 | 1.1 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |
|  | IDD2 |  | 3.1 | 4.5 |  | 6.9 | 8.8 | mA |  |
|  | $\mathrm{I}_{\mathrm{DLL} 2}$ |  | 0.06 | 0.40 |  | 0.44 | 1.1 | mA | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ |

Table 9.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\text {DLLx }}$ |  |  | V |  |
| Logic Low | VIL |  |  | 0.3 V VDLL | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {OH }}$ | $V_{\text {DDIL }}-0.1$ | 1.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IXH }}$ |
|  |  | VDolx -0.4 | 1.6 |  | V | $\mathrm{l}_{\mathrm{ox}}=-2 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low | Vol |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\mathrm{DDLx}}, 0 \mathrm{~V} \leq \mathrm{V}_{\text {CTRLX }} \leq \mathrm{V}_{\text {DDL }}$ |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Supply Current |  |  |  |  |  |  |
| Regulator Input Side | IDDI (0) |  | 0.39 | 0.45 | mA |  |
| I/O Input | IDILI (0) |  | 0.010 | 0.025 | mA |  |
| Regulator Output Side | IDDO (Q) |  | 1.17 | 1.5 | mA |  |
| I/O Output | IdDoL (0) |  | 0.012 | 0.038 | mA |  |
| Dynamic Supply Current |  |  |  |  |  |  |
| Regulator Input Side | IDDI (D) |  | 0.071 |  | mA/Mbps |  |
| I/O Input | IDDIL (D) |  | 0.25 |  | $\mu \mathrm{A} / \mathrm{Mbps}$ |  |
| Regulator Output Side | IDDO (D) |  | 0.010 |  | mA/Mbps |  |
| I/O Output | IdDoL (D) |  | 0.0077 |  | mA/Mbps |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{1}$ | \|CM| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DDLx},} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Period | $\mathrm{tr}_{r}$ |  | 1.66 |  | $\mu \mathrm{s}$ |  |

${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $V_{O L}<0.8 \times V_{D D L x}$ or $V_{O H}>0.7 \times V_{\text {DDIx }}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## PACKAGE CHARACTERISTICS

Table 10.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-to-Output) ${ }^{1}$ | R-O |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-to-Output) ${ }^{1}$ | $\mathrm{Cl}_{1-\mathrm{O}}$ |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance | $\theta_{\text {Jc }}$ |  | 50.5 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces |

${ }^{1}$ The device is considered a 2-terminal device: Pin 1 to $\operatorname{Pin} 10$ are shorted together; Pin 11 to Pin 20 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The ADuM3480/ADuM3481/ADuM3482 are approved by the organizations listed in Table 11. See Table 16 and the Insulation Lifetime section for the recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

## REGULATORY APPROVALS

Table 11.

| UL | CSA | VDE |
| :--- | :--- | :--- |
| Recognized under the UL 1577 | Approved under CSA Component | Certified according to DIN V VDE V 0884-10 |
| component recognition program ${ }^{1}$ | Acceptance Notice \#5A | (VDE V 0884-10):2006-12² |
| Single protection, 3750 V rms <br> isolation voltage | Basic insulation per CSA 60950-1-03 and | Reinforced insulation, 560 V peak |
| IEC 60950-1, 400 V rms (565 V peak) |  |  |
| File E214100 | maximum working voltage |  |

${ }^{1}$ In accordance with UL 1577, each ADuM3480/ADuM3481/ADuM3482 is proof tested by applying an insulation test voltage of $\geq 4500 \mathrm{Vrms}$ for 1 second (current leakage detection limit $=10 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN V VDE V 0884-10, each of the ADuM348x is proof tested by applying an insulation test voltage of $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). The asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 12.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 3750 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(101) | >5.1 | mm | Measured from input terminals to output terminals, shortest distance through air, in the plane of the PCB |
| Minimum External Tracking (Creepage) | L(102) | >5.1 | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | II |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

## ADuM3480/ADuM3481/ADuM3482

## DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on packages denotes DIN V VDE V 0884-10 approval.

Table 13.

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | Ito IV |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree per DIN VDE 0110, Table 1 |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | $V_{\text {IORM }}$ | 560 | $V_{\text {PEAK }}$ |
| Input-to-Output Test Voltage, Method B1 | $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\mathrm{pd}(\mathrm{m})}, 100 \%$ production test, $\mathrm{t}_{\text {ini }}=\mathrm{t}_{\mathrm{m}}=$ 1 sec , partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 1050 | $V_{\text {Peak }}$ |
| Input-to-Output Test Voltage, Method A |  |  |  |  |
| After Environmental Tests Subgroup 1 | $V_{\text {IORM }} \times 1.5=V_{\text {pd }(m)}, t_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {pd }}(\mathrm{m})$ | 840 | $V_{\text {Peak }}$ |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {pd }(\mathrm{m}),}, \mathrm{t}_{\text {ini }}=60 \mathrm{sec}, \mathrm{t}_{\mathrm{m}}=10 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\mathrm{pd}(\mathrm{m})}$ | 672 | $\mathrm{V}_{\text {Peak }}$ |
| Highest Allowable Overvoltage |  | Viotm | 4000 | $V_{\text {peak }}$ |
| Withstand Isolation Voltage | 1 minute withstand rating | $V_{\text {ISO }}$ | 3750 | $V_{\text {RMS }}$ |
| Surge Isolation Voltage | $\mathrm{V}_{\text {PEAK }}=10 \mathrm{kV}, 1.2 \mu \mathrm{~s}$ rise time, $50 \mu \mathrm{~s}, 50 \%$ fall time | VIOSM | 6000 | $V_{\text {Peak }}$ |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 4) |  |  |  |
| Case Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Total Power Dissipation |  | $\mathrm{I}_{5}$ | 2.47 | W |
| Insulation Resistance at $\mathrm{T}_{5}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |



Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN V VDE V 0884-10

## RECOMMENDED OPERATING CONDITIONS

Table 14.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages $^{1}$ | $\mathrm{~V}_{\mathrm{DDL1}}, \mathrm{~V}_{\mathrm{DDL} 2}$ | 1.8 | 5.5 | V |
|  | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 3.0 | 5.5 | V |
| Input Signal Rise and Fall <br> $\quad$ Times |  |  | 1.0 | ms |

${ }^{1}$ See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 15.

| Parameter | Rating |
| :---: | :---: |
| Supply Voltages (VDD1, VDD2, VDDL1, $\left.V_{D D L 2}, V_{D D C 1}, V_{D D C 2}\right)$ | -0.5 V to +7.0 V |
| Input Voltages ( $\mathrm{V}_{1 \mathrm{~A}}, \mathrm{~V}_{\mathrm{IB}}, \mathrm{V}_{1 \mathrm{C}}, \mathrm{V}_{\mathrm{ID}}, \mathrm{V}_{\text {CTRL1 }}$, VствL2) | -0.5 V to $\mathrm{V}_{\text {DDI }}+0.5 \mathrm{~V}$ |
|  | -0.5 V to $\mathrm{V}_{\text {DDO }}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{1}$ | -10 mA to +10 mA |
| Common-Mode Transients ${ }^{2}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |
| Storage Temperature (Tst) Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature <br> ( $\mathrm{T}_{\mathrm{A}}$ ) Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

${ }^{1}$ See Figure 4 for maximum rated current values for various temperatures.
${ }^{2}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 16. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime ${ }^{1}$
Parameter

| AC Voltage, Bipolar |
| :--- | :--- | :--- | :--- |
| Waveform |


| AC Voltage, Unipolar |
| :--- |
| Waveform |

DC Voltage

## ADuM3480/ADuM3481/ADuM3482

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

| $\mathrm{V}_{\mathrm{DLL1}} 1$ |  | $20 \mathrm{~V}_{\text {DLL } 2}$ |
| :---: | :---: | :---: |
| $\mathrm{GND}_{1}{ }^{\text {a }}$ 2 |  | $19 \mathrm{GND}{ }_{2}{ }^{*}$ |
| $\mathrm{V}_{1 \mathrm{~A}}{ }^{3}$ |  | $18 \mathrm{v}_{\text {OA }}$ |
| $\mathrm{V}_{18} 4$ | ADuM3480 | 17 v OB |
| $\mathrm{v}_{16} 5$ | TOP VIEW (Not to Scale) | 16 voc |
| $\mathrm{v}_{10} 6$ |  | 15 V OD |
| NC 7 |  | $14 \mathrm{CTRL}_{2}$ |
| $V_{\text {DD1 }} 8$ |  | ${ }_{13} \mathrm{~V}_{\mathrm{DD} 2}$ |
| $\mathrm{V}_{\mathrm{DDC} 1} 9$ |  | 12. $\mathrm{V}_{\mathrm{DDC} 2}$ |
| $\mathrm{GND}_{1}{ }^{*}{ }^{10}$ |  | (11) $\mathrm{SND}_{2}{ }^{*}$ |

NOTES

1. NC = NO CONNECTION. THIS PIN IS NOT CONNECTED INTERNALLY AND CAN BE LEFT FLOATING OR CONNECTED TO VDD1 OR GND ${ }_{1}$.
*PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO PCB SIDE 1 GROUND IS RECOMMENDED. PIN 11 AND PIN 19 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO PCB SIDE 2 GROUND IS RECOMMENDED.

Figure 5. ADuM3480 Pin Configuration
Table 17. ADuM3480 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{\text {DDL }}$ | 1.8 V to 5.5 V Supply Voltage for Isolator Side 1 Input/Output Circuits. Bypass $\mathrm{V}_{\text {DLL }}$ to GND 1 with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. For 3.0 V to 5.5 V input/output operation, $\mathrm{V}_{\mathrm{DDL1}}$ can be connected directly to $\mathrm{V}_{\mathrm{DD1}}$. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | $V_{\text {IC }}$ | Logic Input C. |
| 6 | $V_{\text {ID }}$ | Logic Input D. |
| 7 | NC | No Connection. This pin is not connected internally and can be left floating or connected to $\mathrm{V}_{\mathrm{DD1}}$ or $\mathrm{GND}_{1}$. |
| 8 | $\mathrm{V}_{\mathrm{DD} 1}$ | 3.0 V to 5.5 V Supply Voltage for Isolator Side 1. |
| 9 | VDDC1 | Output Pin of an Internal Regulator for Side 1. Bypass $\mathrm{V}_{\mathrm{DDC}}$ to $\mathrm{GND}_{1}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. Do not use this pin to power external circuits. |
| 10 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 12 | $\mathrm{V}_{\text {DDC2 }}$ | Output Pin of an Internal Regulator for Side 2. Bypass $\mathrm{V}_{\mathrm{DDC} 2}$ to $\mathrm{GND}_{2}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. Do not use this pin to power external circuits. |
| 13 | $\mathrm{V}_{\mathrm{DD} 2}$ | 3.0 V to 5.5 V Supply Voltage for Isolator Side 2. |
| 14 | CTRL2 | Select Side 2 Output Default Level. Low = default output low. High = default output high. |
| 15 | Vod | Logic Output D. |
| 16 | V oc | Logic Output C. |
| 17 | $\mathrm{V}_{\text {OB }}$ | Logic Output B. |
| 18 | VoA | Logic Output A. |
| 19 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 20 | VDDL2 | 1.8 V to 5.5 V Supply Voltage for Isolator Side 2 Input/Output Circuits. Bypass $\mathrm{V}_{\mathrm{DLL} 2}$ to $\mathrm{GND}_{2}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. For 3.0 V to 5.5 V input/output operation, $\mathrm{V}_{\mathrm{DDL2}}$ can be connected directly to $\mathrm{V}_{\mathrm{DD} 2}$. |



Table 18. ADuM3481 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{\text {DDL1 }}$ | 1.8 V to 5.5 V Supply Voltage for Isolator Side 1 Input/Output Circuits. Bypass $\mathrm{V}_{\mathrm{DDL} 1}$ to $\mathrm{GND}_{1}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. For 3.0 V to 5.5 V input/output operation, $\mathrm{V}_{\mathrm{DLL}}$ can be connected directly to $\mathrm{V}_{\mathrm{DD}}$. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 3 | VIA | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | $V_{\text {OD }}$ | Logic Output D. |
| 7 | CTRL ${ }_{1}$ | Select Side 1 Output Default Level. Low = default output low. High = default output high. |
| 8 | VDD1 | 3.0 V to 5.5 V Supply Voltage for Isolator Side 1. |
| 9 | $V_{\text {DDC1 }}$ | Output Pin of an Internal Regulator for Side 1 . Bypass $\mathrm{V}_{\mathrm{DDC} 1}$ to $\mathrm{GND}_{1}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. Do not use this pin to power external circuits. |
| 10 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 12 | $V_{\text {DDC2 }}$ | Output Pin of an Internal Regulator for Side 2. Bypass $\mathrm{V}_{\mathrm{DDC} 2}$ to $\mathrm{GND}_{2}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. Do not use this pin to power external circuits. |
| 13 | VDD2 | 3.0 V to 5.5 V Supply Voltage for Isolator Side 2. |
| 14 | CTRL 2 | Select Side 2 Output Default Level. Low = default output low. High = default output high. |
| 15 | $V_{\text {ID }}$ | Logic Input D. |
| 16 | Voc | Logic Output C. |
| 17 | $\mathrm{V}_{\text {OB }}$ | Logic Output B. |
| 18 | VoA | Logic Output A. |
| 19 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 20 | VDDL2 | 1.8 V to 5.5 V Supply Voltage for Isolator Side 2 Input/Output Circuits. Bypass $\mathrm{V}_{\mathrm{DLL} 2}$ to $\mathrm{GND}_{2}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. For 3.0 V to 5.5 V input/output operation, $\mathrm{V}_{\mathrm{DDL} 2}$ can be connected directly to $\mathrm{V}_{\mathrm{DD} 2}$. |

## ADuM3480/ADuM3481/ADuM3482


*PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED.
CONNECTING BOTH TO PCB SIDE 1 GROUND IS
RECOMMENDED. PIN 11 AND PIN 19 ARE
INTERNALLY CONNECTED. CONNECTING BOTH
TO PCB SIDE 2 GROUND IS RECOMMENDED.
Figure 7. ADuM3482 Pin Configuration
Table 19. ADuM3482 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VDDL1 | 1.8 V to 5.5 V Supply Voltage for Isolator Side 1 Input/Output Circuits. Bypass VDDL1 to $\mathrm{GND}_{1}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. For 3.0 V to 5.5 V input/output operation, $\mathrm{V}_{\mathrm{DDL1}}$ can be connected directly to $\mathrm{V}_{\mathrm{DD1}}$. |
| 2 | GND ${ }_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | Voc | Logic Output C. |
| 6 | Vod | Logic Output D. |
| 7 | CTRL ${ }_{1}$ | Select Side 1 Output Default Level. Low = default output low. High = default output high. |
| 8 | $V_{\text {DD } 1}$ | 3.0 V to 5.5 V Supply Voltage for Isolator Side 1. |
| 9 | $V_{\text {DDC } 1}$ | Output Pin of Internal Regulator for Side 1. Bypass $\mathrm{V}_{\mathrm{DCC}}$ to $\mathrm{GND}_{1}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. Do not use this pin to power external circuits. |
| 10 | GND ${ }_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 12 | $V_{\text {DDC2 }}$ | Output Pin of Internal Regulator for Side 2. Bypass $\mathrm{V}_{\mathrm{DCC} 2}$ to $\mathrm{GND}_{2}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. Do not use this pin to power external circuits. |
| 13 | $\mathrm{V}_{\mathrm{DD} 2}$ | 3.0 V to 5.5 V Supply Voltage for Isolator Side 2. |
| 14 | CTRL2 | Select Side 2 Output Default Level. Low = default output low. High = default output high. |
| 15 | $V \mathrm{~V}$ | Logic Input D. |
| 16 | VIC | Logic Input C. |
| 17 | $V_{\text {ов }}$ | Logic Output B. |
| 18 | $V_{\text {OA }}$ | Logic Output A. |
| 19 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both to the PCB ground plane as close to the part as possible is recommended. |
| 20 | $V_{\text {DDL } 2}$ | 1.8 V to 5.5 V Supply Voltage for Isolator Side 2 Input/Output Circuits. Bypass $\mathrm{V}_{\mathrm{DDL} 2}$ to $\mathrm{GND}_{2}$ with a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ ceramic capacitor. For 3.0 V to 5.5 V input/output operation, $\mathrm{V}_{\mathrm{DDL}}$ can be connected directly to $\mathrm{V}_{\mathrm{DD} 2}$. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 8. Typical $V_{D D I}=5$ V Supply Current per Input Channel vs. Data Rate for 5 V and $1.8 \mathrm{VI} / \mathrm{O}$ Operation


Figure 9. Typical VDDI $=3.3$ V Supply Current per Input Channel vs. Data Rate for 3.3 V , and $1.8 \mathrm{VI} / \mathrm{O}$ Operation


Figure 10. Typical VDDO $=5$ V Supply Current per Output Channel vs. Data Rate for 5 V and $1.8 \mathrm{VI} / \mathrm{O}$ Operation


Figure 11. Typical $V_{D D O}=3.3$ V Supply Current per Output Channel vs. Data Rate for 3.3 V and $1.8 \mathrm{~V} \mathrm{I} / \mathrm{O}$ Operation


Figure 12. Typical VDDIL Input Supply Current vs. Data Rate for $5 \mathrm{~V}, 3.3 \mathrm{~V}$, and 1.8 V Operation


Figure 13. Typical VDDOL Output Supply Current vs. Data Rate for $5 \mathrm{~V}, 3.3 \mathrm{~V}$, and $1.8 \mathrm{~V}, C_{L}=0 \mathrm{pF}$ Operation


Figure 14. Typical VDDOL Output Supply Current vs. Data Rate for $5 \mathrm{~V}, 3.3 \mathrm{~V}$, and $1.8 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ Operation

## APPLICATIONS INFORMATION

## SUPPLY VOLTAGES

The ADuM3480/ADuM3481/ADuM3482 devices are built around a fixed voltage internal data transfer core. The core voltage is 2.7 V , which is generated by regulating the $\mathrm{V}_{\mathrm{DD} 1}$ and $\mathrm{V}_{\mathrm{DD} 2}$ voltages with an internal LDO. To ensure proper headroom for the LDO, the $V_{D D 1}$ and $V_{D D 2}$ inputs must be in the 3.0 V to 5.5 V range. Additional pins, $V_{D D C 1}$ and $V_{D D C 2}$, are provided for direct bypass of the LDO output, ensuring clean stable core operation. Bypass capacitors to ground of between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ are required for each of these supply or dedicated bypass pins.
The ADuM3480/ADuM3481/ADuM3482 provide independent supplies for the I/O buffers, $\mathrm{V}_{\text {DDLI }}$ and $\mathrm{V}_{\text {DDLL2 }}$, which have wider operating ranges than that required for the core. This allows the $\mathrm{I} / \mathrm{O}$ supply voltage to range between 1.8 V and 5.5 V . The $\mathrm{V}_{\text {DDLx }}$ supplies must also be bypassed with between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors.
Having independent power supplies for the I/O and core allows several power configurations depending on the I/O voltage required and the available power supply rails. If one power supply is available, the $V_{D D x}$ and $V_{\text {DDLx }}$ pins can be connected together and operate between 3.0 V and 5.5 V . If lower I/ O supply voltage is required, to interface with low voltage logic, two supply rails are required. For example, if the $\mathrm{I} / \mathrm{O}$ is 1.8 V logic, the $\mathrm{V}_{\mathrm{DDLx}}$ pin can be connected to a 1.8 V supply rail. The core supply voltage for $\mathrm{V}_{\mathrm{DDx}}$ requires an input of between 3.0 V and 5.5 V , so an available 3.3 V or 5 V supply rail can be used. The I/O and core supply voltage on each side are independent and different configurations can be used on each side of the device.

## PRINTED CIRCUIT BOARD LAYOUT

The ADuM3480/ADuM3481/ADuM3482 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing to the local ground is required at all four power supply pins, VDD1, VDDL1, VDD2, and VDDL2, as well as at the two internal regulator bypass pins: $\mathrm{V}_{\mathrm{DDC}}$ and $\mathrm{V}_{\mathrm{DDC} 2}$ (see Figure 15). Placement of the recommended bypass capacitors is shown in Figure 15. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm .


Figure 15. Recommended Printed Circuit Board (PCB) Layout

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the board layout so that any coupling that does occur equally affects all pins on a given component side. Failure to follow this design guideline can allow voltage differentials between pins that exceed the absolute maximum ratings of the device during high voltage transients, which can lead to latch-up or permanent damage.

## PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high to low transition may differ from the propagation delay time of a low to high transition.


Figure 16. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.
Channel to channel matching refers to the maximum amount of time that the propagation delay differs between channels within a single ADuM3480/ADuM3481/ADuM3482 component.
Propagation delay skew refers to the maximum amount of time that the propagation delay differs between multiple ADuM3480/ ADuM3481/ADuM3482 components operating under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than $\sim 1.7 \mu \mathrm{~s}$, the current dc state is sent to the output to ensure dc correctness at the output.

If the decoder receives no pulses for more than about $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 17, Table 18, or Table 19) by the watchdog timer circuit.

## ADuM3480/ADuM3481/ADuM3482

The limitation on the magnetic field immunity of the device is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM3480/ADuM3481/ADuM3482 are examined in a 3 V operating condition because it represents the most susceptible mode of operation of these products.

The pulses at the transformer output have an amplitude of greater than 1.5 V . The decoder has a sensing threshold of approximately $=1.0 \mathrm{~V}$, thereby establishing a 0.5 V margin within which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
\mathrm{V}=(-d \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is the magnetic flux density.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil.
$N$ is the number of turns in the receiving coil.
Given the geometry of the receiving coil in the ADuM3480/ ADuM3481/ADuM3482 and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 17.


Figure 17. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it reduces the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V . This is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3480/ADuM3481/ADuM3482 transformers. Figure 18 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM3480/ADuM3481/ ADuM3482 are very insensitive to external fields. Only extremely large, high frequency currents that are very close to the component are a concern. For the 1 MHz example noted, a 1.2 kA current would need to be placed 5 mm away from the ADuM3480/ADuM3481/ ADuM3482 to affect component operation.


Figure 18. Maximum Allowable Current for Various Current to ADuM3480 Spacings
Note that at combinations of strong magnetic field and high frequency, or any loops formed by PCB traces, can induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care to avoid PCB structures that form loops.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM3480/ ADuM3481/ADuM3482 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

## Calculating $I_{D D 1}$ or $I_{D D 2}$

For each input channel, assuming worst case I/O voltage, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & R_{D} \leq 2.5 \times R_{R} \\
I_{D D I}=I_{D D I(D)} \times\left(R_{D}-R_{R}\right)+I_{D D I(Q)} & R_{D}>2.5 \times R_{R}
\end{array}
$$

For each output channel, the supply current is given by

$$
I_{D D O}=I_{D D O(D)} \times R_{D}+I_{D D O(Q)}
$$

## Calculating $I_{D D L 1}$ or $I_{D D L 2}$

For each input channel, the supply current is given by

$$
I_{D D L L}=I_{D D L L(D)} \times R_{D}+I_{D D L L}(Q)
$$

For each output channel, the supply current is given by

$$
I_{D D O L}=\left(I_{D D O L(D)}+\frac{C_{L} \times V_{D D O L} \times 10^{-3}}{2}\right) R_{D}+I_{D D O L(Q)}
$$

where:
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O L}$ is the output supply voltage (V).
$R_{D}$ is the input logic signal data rate ( Mbps ); it is twice the input frequency, expressed in units of MHz .
$R_{R}$ is the input stage refresh rate $(\mathrm{Mbps})=1 / \mathrm{t}_{\mathrm{r}}(\mu \mathrm{s})$
$I_{D D I(Q)}, I_{D D L L(Q)}, I_{D D O(Q)}, I_{D D O L(Q)}$ are the specified input and output quiescent supply currents (mA).
$I_{D D I(D)}, I_{D D L L(D)}, I_{D D O(D)}$, and $I_{D D O L(D)}$ are the input and output dynamic supply currents per channel ( $\mathrm{mA} / \mathrm{Mbps}$ ).
As inputs and outputs can be present on each side of the device, the calculations refer to the current drawn from the local supply. For example, if an output is on Side 2 of a part, the I ${ }_{\text {DDOL }}$ current is drawn from the $V_{D D L 2}$ pin of the part. The $I_{D D L 1}$ and $I_{D D L 2}$ currents are dependent on $V_{\text {DDLL }}$ and $V_{\text {DDL } 2,}$, the data rate, and the capacitive load. It is nearly independent of the value of the core supplies.
To calculate the total $\mathrm{I}_{\mathrm{DDL}}, \mathrm{I}_{\mathrm{DDL}}, \mathrm{I}_{\mathrm{DD} 2}$, and $\mathrm{I}_{\mathrm{DDL} 2}$ supply current, the supply currents for each input and output channel corresponding to $V_{D D 1}, V_{\text {DDL1 }}, V_{\text {DD2 }}$, and $V_{\text {DDL2 }}$ are calculated and totaled, or read from Figure 8 through Figure 14.
The input current for the regulated core power supplies is nearly independent of the I/O voltage, and scales with data rate. The $I_{\text {DII }}$ current is not linear down to dc, but goes to a minimum value between about $2.5 \times \mathrm{R}_{\mathrm{R}}$ and dc. This is due to the refresh circuit establishing a minimum data rate; the values in Figure 8 and Figure 9 and the quiescent currents in Table 3, Table 6, and Table 9 approximate the current in this region. $\mathrm{V}_{\mathrm{DDI}}, \mathrm{V}_{\mathrm{DDO}}, \mathrm{V}_{\mathrm{DDIL}}$, and $\mathrm{V}_{\text {DDOL }}$ represent the voltages on the core and I/O power supply pins for the input and output of a given channel. I represents an input, O is an output, and L denotes an I/O supply.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation depends on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3480/ADuM3481/ADuM3482.
Analog Devices performs accelerated life testing using voltage levels that are higher than the rated continuous working voltage.

Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 16 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the
ADuM3480/ADuM3481/ADuM3482 depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 19, Figure 20,and Figure 21 illustrate these different isolation voltage waveforms.
Bipolar ac voltage is the most stringent environment. The goal of a 50 -year operating lifetime under the ac bipolar condition determines the maximum working voltage recommended by Analog Devices.
In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 -year service life. The working voltages listed in Table 16 can be applied while maintaining the 50 -year minimum lifetime, provided that the voltage conforms to either the unipolar ac or dc voltage case. Treat any cross-insulation voltage waveform that does not conform to Figure 19, Figure 20, or Figure 21 as a bipolar ac waveform, and limit its peak voltage to the 50-year lifetime voltage value listed in Table 16.
Note that the voltage presented in Figure 20 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .


Figure 21. DC Waveform

## ADuM3480/ADuM3481/ADuM3482

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-150-AE
Figure 22. 20-Lead Standard Small Outline Package [SSOP]
(RS-20)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model ${ }^{1}$ | No. of Inputs, $V_{D D 1}$ Side | No. of Inputs, $V_{D D 2}$ Side | Maximum Data Rate | Max Prop Delay, 5 V | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM3480ARSZ | 4 | 0 | 1 Mbps | 90 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM3480ARSZ-RL7 | 4 | 0 | 1 Mbps | 90 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, 7" Reel | RS-20 |
| ADuM3480BRSZ | 4 | 0 | 25 Mbps | 33 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM3480BRSZ-RL7 | 4 | 0 | 25 Mbps | 33 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, 7" Reel | RS-20 |
| ADuM3481ARSZ | 3 | 1 | 1 Mbps | 90 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM3481ARSZ-RL7 | 3 | 1 | 1 Mbps | 90 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, 7" Reel | RS-20 |
| ADuM3481BRSZ | 3 | 1 | 25 Mbps | 33 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM3481BRSZ-RL7 | 3 | 1 | 25 Mbps | 33 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, 7" Reel | RS-20 |
| EVAL-ADuM3481EBZ |  |  |  |  |  | Evaluation Board |  |
| ADuM3482ARSZ | 2 | 2 | 1 Mbps | 90 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM3482ARSZ-RL7 | 2 | 2 | 1 Mbps | 90 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, 7" Reel | RS-20 |
| ADuM3482BRSZ | 2 | 2 | 25 Mbps | 33 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP | RS-20 |
| ADuM3482BRSZ-RL7 | 2 | 2 | 25 Mbps | 33 ns | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SSOP, 7" Reel | RS-20 |

[^2]
[^0]:    ${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{OL}}<0.8 \times \mathrm{V}_{\mathrm{DDL}}$ or $\mathrm{V}_{\mathrm{OH}}>0.7 \times \mathrm{V}_{\text {DDIx }}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^1]:    ${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{OL}}<0.8 \times \mathrm{V}_{\mathrm{DDLL}}$ or $\mathrm{V}_{\mathrm{OH}}>0.7 \times \mathrm{V}_{\mathrm{DDDI}}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^2]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

