











SN74LV541A

SCLS410J-APRIL 1998-REVISED DECEMBER 2014

SN74LV541A Octal Buffers/Drivers With 3-State Outputs

Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 6 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 3000-V Human-Body Model
 - 200-V Machine Model
 - 2000-V Charged-Device Model

2 Applications

- **Smart Grids**
- TVs
- Set-Top-Boxes
- Audio
- Servers
- Surveillance Cameras
- **Network Switches**
- Infotainment

3 Description

The SN74LV541A device is an octal buffer/driver designed for 2-V to 5.5-V V_{CC} operation.

Table 1. Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|------------|-----------------|--|--|
| | VQFN (20) | 4.50 x 3.50 mm | | |
| | SSOP (20) | 7.50 x 5.30 mm | | |
| SN74LV541A | TSSOP (20) | 6.50 x 4.40 mm | | |
| | TVSOP (20) | 5.00 x 4.40 mm | | |
| | SOIC (20) | 12.80 x 7.50 mm | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

| 1 | Features 1 | 9 | Detailed Description | 9 |
|---|---|----|--|----|
| 2 | Applications 1 | | 9.1 Overview | |
| 3 | Description 1 | | 9.2 Functional Block Diagram | 9 |
| 4 | Simplified Schematic 1 | | 9.3 Feature Description | 9 |
| 5 | Revision History2 | | 9.4 Device Functional Modes | 9 |
| 6 | Pin Configuration and Functions | 10 | Application and Implementation | 10 |
| 7 | Specifications4 | | 10.1 Application Information | |
| • | 7.1 Absolute Maximum Ratings 4 | | 10.2 Typical Application | 10 |
| | 7.2 ESD Ratings | 11 | Power Supply Recommendations | 11 |
| | 7.3 Recommended Operating Conditions | 12 | Layout | 12 |
| | 7.4 Thermal Information | | 12.1 Layout Guidelines | 12 |
| | 7.5 Electrical Characteristics 6 | | 12.2 Layout Example | |
| | 7.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V 6 | 13 | Device and Documentation Support | 12 |
| | 7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$ | | 13.1 Related Links | 12 |
| | 7.8 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 7$ | | 13.2 Trademarks | 12 |
| | 7.9 Noise Characteristics | | 13.3 Electrostatic Discharge Caution | 12 |
| | 7.10 Operating Characteristics | | 13.4 Glossary | 12 |
| | 7.11 Typical Characteristics 7 | 14 | Mechanical, Packaging, and Orderable Information | 12 |
| 8 | Parameter Measurement Information 8 | | IIIOI IIIauoii | 12 |

5 Revision History

Changes from Revision I (April 2005) to Revision J


Page


| • | Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. | . 1 |
|---|---|-----|
| • | Deleted Ordering Information table. | . 1 |
| • | Changed MAX operating temperature tp 125°C in Recommended Operating Conditions table. | . 5 |

Submit Documentation Feedback




6 Pin Configuration and Functions





SN74LV541A . . . RGY PACKAGE (TOP VIEW)



Pin Functions

| | PIN | TVDE | DESCRIPTION |
|-----|-----------------|------|-----------------|
| NO. | NAME | TYPE | DESCRIPTION |
| 1 | OE1 | 1 | Output Enable 1 |
| 2 | A1 | 1 | A1 Input |
| 3 | A2 | 1 | A2 Input |
| 4 | A3 | 1 | A3 Input |
| 5 | 4A | 1 | A4 Input |
| 6 | A5 | 1 | A5 Input |
| 7 | A6 | 1 | A6 Input |
| 8 | A7 | 1 | A7 Input |
| 9 | A8 | 1 | A8 Input |
| 10 | GND | _ | Ground Pin |
| 11 | Y8 | 0 | Y8 Output |
| 12 | Y7 | 0 | Y7 Output |
| 13 | Y6 | 0 | Y6 Output |
| 14 | Y5 | 0 | Y5 Output |
| 15 | Y4 | 0 | Y4 Output |
| 16 | Y3 | 0 | Y3 Output |
| 17 | Y2 | 0 | Y2 Output |
| 18 | Y1 | 0 | Y1 Output |
| 19 | OE2 | 1 | Output Enable 2 |
| 20 | V _{CC} | _ | Power Pin |

Copyright © 1998–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|--|---------------------------|-----------------------|-----|------|
| V_{CC} | Supply voltage range | | -0.5 | 7 | V |
| V_{I} | Input voltage range ⁽²⁾ | | -0.5 | 7 | V |
| Vo | Voltage range applied to any output in the high-impedance | ce or power-off state (2) | -0.5 | 7 | ٧ |
| Vo | Output voltage range applied in the high or low state (2)(3) | -0.5 | V _{CC} + 0.5 | V | |
| I _{IK} | Input clamp current | V _I < 0 | | -20 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | $V_O = 0$ to V_{CC} | | ±35 | mA |
| | Continuous current through V _{CC} or GND | | ±70 | mA | |
| T _{stg} | Storage temperature range | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | 3000 | |
| V _(ESD) | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | 2000 | V |

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Submit Documentation Feedback

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5-V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | SN74LV54 | IA | | | | |
|-----------------|------------------------------------|--|-----------------------|-----------------------|------|--|--|--|
| | | | MIN | MAX | UNIT | | | |
| V _{CC} | Supply voltage | | 2 | 5.5 | V | | | |
| | | V _{CC} = 2 V | 1.5 | | | | | |
| ., | LPak Java Canada adkana | V _{CC} = 2.3 V to 2.7 V | V _{CC} × 0.7 | | ., | | | |
| V_{IH} | High-level input voltage | V _{CC} = 3 V to 3.6 V | V _{CC} × 0.7 | | V | | | |
| | | V _{CC} = 4.5 V to 5.5 V | V _{CC} × 0.7 | | | | | |
| | | V _{CC} = 2 V | | 0.5 | | | | |
| ., | Law law line is a set walke as | V _{CC} = 2.3 V to 2.7 V | | V _{CC} × 0.3 | | | | |
| V_{IL} | Low-level input voltage | V _{CC} = 3 V to 3.6 V | | V _{CC} × 0.3 | V | | | |
| | | V _{CC} = 4.5 V to 5.5 V | | V _{CC} × 0.3 | | | | |
| V_{I} | Input voltage | • | 0 | 5.5 | V | | | |
| \ | Output voltage | High or low state | 0 | V _{CC} | V | | | |
| Vo | Output voltage | 3-state | 0 | 5.5 | V | | | |
| | | V _{CC} = 2 V | | -50 | μA | | | |
| | High level output ourrent | V_{CC} = 2.3 V to 2.7 V | | -2 | | | | |
| I _{OH} | High-level output current | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | | -8 | mA | | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | -16 | | | | |
| | | V _{CC} = 2 V | | 50 | μA | | | |
| | Low lovel output ourrent | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 2 | | | | |
| I _{OL} | Low-level output current | $V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ | | 8 | mA | | | |
| | | V _{CC} = 4.5 V to 5.5 V | | 16 | | | | |
| - | | V _{CC} = 2.3 V to 2.7 V | | 200 | | | | |
| ∆t/∆v | Input transition rise or fall rate | V _{CC} = 3 V to 3.6 V | | 100 | | | | |
| | | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | | 20 | | | | |
| T _A | Operating free-air temperature | · | -40 | 125 | °C | | | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

| / . - 111 | | | | | | | | |
|-------------------------|--|---------|-------|-------|--------|-------|------|------|
| | | | | SN74L | -V541A | | | |
| | THERMAL METRIC ⁽¹⁾ | DB | DGV | DW | NS | PW | RGY | UNIT |
| | | 20 PINS | | | | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 96.0 | 116.1 | 79.8 | 77.1 | 102.8 | 35.1 | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 57.7 | 31.3 | 45.8 | 43.6 | 36.8 | 43.3 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 51.2 | 57.6 | 47.4 | 44.6 | 53.8 | 12.9 | |
| Ψлт | Junction-to-top characterization parameter | 19.4 | 1.0 | 18.5 | 17.2 | 2.5 | 0.9 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 50.8 | 56.9 | 47.0 | 44.2 | 53.3 | 12.9 | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | _ | _ | _ | _ | _ | 7.9 | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Product Folder Links: SN74LV541A



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| DADAMETER | TEST CONDITIONS | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | T, | λ = 25°C | | -40°C to | 85°C | -40°C to 1 | 25°C | LINUT |
|------------------|----------------------------------|---------------------------------------|-----------------------|----------|------|-----------------------|------|-----------------------|------|-------|
| PARAMETER | TEST CONDITIONS | V _{CC} | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNIT |
| | I _{OH} = -50 μA | 2 V to 5.5 V | V _{CC} – 0.1 | | | V _{CC} – 0.1 | | V _{CC} - 0.1 | | |
| V_{OH} | $I_{OH} = -2 \text{ mA}$ | 2.3 V | 2 | | | 2 | | 2 | | V |
| | I_{OH} = -8 mA | 3 V | 2.48 | | | 2.48 | | 2.48 | | |
| | $I_{OH} = -16 \text{ mA}$ | 4.5 V | 3.8 | | | 3.8 | | 3.8 | | |
| | I _{OL} = 50 μA | 2 V to 5.5 V | | | 0.1 | | 0.1 | | 0.1 | |
| V_{OL} | $I_{OL} = 2 \text{ mA}$ | 2.3 V | | | 0.4 | | 0.4 | | 0.4 | V |
| | $I_{OL} = 8 \text{ mA}$ | 3 V | | | 0.44 | | 0.44 | | 0.44 | |
| | I _{OL} = 16 mA | 4.5 V | | | 0.55 | | 0.55 | | 0.55 | |
| l _l | V _I = 5.5 V or GND | 0 to 5.5 V | | | ±1 | | ±1 | | ±1 | μA |
| I_{OZ} | $V_O = V_{CC}$ or GND | 5.5 V | | | ±5 | | ±5 | | ±5 | μΑ |
| I _{CC} | $V_I = V_{CC}$ or GND, $I_O = 0$ | 5.5 V | · | | 20 | | 20 | | 20 | μΑ |
| I _{off} | V_I or $V_O = 0$ to 5.5 V | 0 | | | 5 | | 5 | | 5 | μΑ |
| C_{i} | $V_I = V_{CC}$ or GND | 3.3 V | | 2 | | | | | | pF |

7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| DADAMETED | FROM TO | | LOAD | Т | T _A = 25°C | | | 85°C | −40°C to | 125°C | UNIT |
|--------------------|---------|----------|-----------------------|-----|-----------------------|---------------------|-----|------|----------|-------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNII |
| t _{pd} | Α | Υ | | | 6.7 ⁽¹⁾ | 11.3 ⁽¹⁾ | 1 | 13.5 | 1 | 13.5 | |
| t _{en} | ŌĒ | Υ | $C_L = 15 pF$ | | 8.5 ⁽¹⁾ | 16.6 ⁽¹⁾ | 1 | 19.5 | 1 | 19.5 | ns |
| t _{dis} | ŌĒ | Υ | | | 8.4 ⁽¹⁾ | 13.1 ⁽¹⁾ | 1 | 15 | 1 | 15 | |
| t _{pd} | Α | Υ | | | 8.7 | 15.9 | 1 | 18.5 | 1 | 18.5 | |
| t _{en} | ŌĒ | Υ | C | | 10.5 | 20.7 | 1 | 24 | 1 | 24 | |
| t _{dis} | ŌE | Υ | $C_L = 50 \text{ pF}$ | | 12.3 | 17.9 | 1 | 20 | 1 | 20 | ns |
| t _{sk(o)} | | | | | | 2 | | 2 | | 2 | |

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.7 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM | то | LOAD | T _A = 25°C | –40°C to 85°C | | -40°C to 125°C | | UNIT | |
|--------------------|---------|----------|-------------------------|-----------------------|---------------------|-----|----------------|-----|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | CAPACITANCE | MIN TYP | MAX | MIN | MAX | MIN | MAX | UNII |
| t _{pd} | Α | Υ | | 4.8 ⁽¹⁾ | 7 ⁽¹⁾ | 1 | 8.5 | 1 | 8.5 | |
| t _{en} | ŌĒ | Υ | $C_{L} = 15 \text{ pF}$ | 6.1 ⁽¹⁾ | 10.5 ⁽¹⁾ | 1 | 12.5 | 1 | 12.5 | ns |
| t _{dis} | ŌĒ | Υ | | 5.8 ⁽¹⁾ | 11 ⁽¹⁾ | 1 | 12 | 1 | 12 | |
| t _{pd} | Α | Υ | | 6.1 | 10.5 | 1 | 12 | 1 | 12 | |
| t _{en} | ŌĒ | Υ | C - 50 pF | 7.4 | 14 | 1 | 16 | 1 | 16 | 20 |
| t _{dis} | ŌĒ | Υ | $C_L = 50 \text{ pF}$ | 8.8 | 15.4 | 1 | 17.5 | 1 | 17.5 | ns |
| t _{sk(o)} | | | | | 1.5 | | 1.5 | | 1.5 | |

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

Product Folder Links: SN74LV541A



7.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| DADAMETED | FROM | то | LOAD CAPACITANCE | T _A = 25°C | | | –40°C to 85°C | | -40°C to 125°C | | UNIT |
|--------------------|---------|----------|-------------------------|-----------------------|--------------------|--------------------|---------------|------|----------------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | UNII |
| t _{pd} | Α | Υ | | | 3.5 ⁽¹⁾ | 5 ⁽¹⁾ | 1 | 6 | 1 | 6 | |
| t _{en} | ŌE | Υ | $C_{L} = 15 \text{ pF}$ | | 4.3 ⁽¹⁾ | 7.2 ⁽¹⁾ | 1 | 8.5 | 1 | 8.5 | ns |
| t _{dis} | ŌE | Υ | | | 3.9 ⁽¹⁾ | 7.5 ⁽¹⁾ | 1 | 8 | 1 | 8 | |
| t _{pd} | Α | Υ | | | 4.3 | 7 | 1 | 8 | 1 | 8 | |
| t _{en} | ŌE | Υ | C 50 pF | | 5.3 | 9.2 | 1 | 10.5 | 1 | 10.5 | |
| t _{dis} | ŌE | Υ | $C_L = 50 \text{ pF}$ | | 5.6 | 8.8 | 1 | 10 | 1 | 10 | ns |
| t _{sk(o)} | | | | | | 1 | | 1 | | 1 | |

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.9 Noise Characteristics⁽¹⁾

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

| | PARAMETER | SN | UNIT | | |
|--------------------|---|------|------|------|------|
| | PARAMETER | MIN | TYP | MAX | UNII |
| $V_{OL(P)}$ | Quiet output, maximum dynamic V _{OL} | | 0.5 | 0.8 | V |
| $V_{OL(V)}$ | Quiet output, minimum dynamic V _{OL} | | -0.4 | -0.8 | V |
| V _{OH(V)} | Quiet output, minimum dynamic V _{OH} | | 2.9 | | V |
| $V_{IH(D)}$ | High-level dynamic input voltage | 2.31 | | | V |
| $V_{IL(D)}$ | Low-level dynamic input voltage | | | 0.99 | V |

⁽¹⁾ Characteristics are for surface-mount packages only.


7.10 Operating Characteristics


 $T_A = 25^{\circ}C$

| | PARAMETER | | TEST C | ONDITIONS | V _{CC} | TYP | UNIT |
|----------|---|-----------------|------------------------|------------|-----------------|------|------|
| _ | Dawar dissination conscitones | Outpute enabled | C | f 10 MHz | 3.3 V | 16.3 | ~F |
| C_{pd} | C _{pd} Power dissipation capacitance | Outputs enabled | $C_L = 50 \text{ pF},$ | f = 10 MHz | 5 V | 17.8 | pF |

Product Folder Links: SN74LV541A

7.11 Typical Characteristics






Submit Documentation Feedback



8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback



9 Detailed Description

9.1 Overview

The SN74LV541A device is an octal buffers/driver designed for 2-V to 5.5-V V_{CC} operation.


The SN74LV541A device is ideal for driving bus lines or buffer memory address registers. It features inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state. The outputs provide non-inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down, both \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LV541A device are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

9.2 Functional Block Diagram



To Seven Other Channels

Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down-voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 2. Function Table (Each Buffer or Driver)

| | INPUT | OUTPUT | |
|-----|-------|--------|---|
| OE1 | OE2 | Α | Y |
| L | L | L | L |
| L | L | Н | Н |
| Н | X | Χ | Z |
| Χ | Н | Χ | Z |

Product Folder Links: SN74LV541A



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

SN74LV541A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 16 mA of drive current at 5 V, making it Ideal for driving multiple outputs and good for low noise applications. The inputs are 5.5-V tolerant allowing it to translate down to V_{CC} .

10.2 Typical Application




Figure 5. Typical Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Recommended Operating Conditions table.
 - For specified High and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions
 - Load currents should not exceed 35 mA per output and 70 mA total for the part.
 - Outputs should not be pulled above V_{CC}.

Product Folder Links: SN74LV541A



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Copyright © 1998–2014, Texas Instruments Incorporated

Submit Documentation Feedback



12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 7. Layout Diagram

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY | |
|------------|----------------|--------------|---------------------|---------------------|---------------------|--|
| SN74LV541A | Click here | Click here | Click here | Click here | Click here | |

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN74LV541A





17-Mar-2017

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | | Pins | _ | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|-------------------|---------------------|--------------|----------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SN74LV541ADBR | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ADBRE4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ADBRG4 | ACTIVE | SSOP | DB | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ADW | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ADWG4 | ACTIVE | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ADWR | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ADWRE4 | ACTIVE | SOIC | DW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ANSR | ACTIVE | so | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 74LV541A | Samples |
| SN74LV541ANSRG4 | ACTIVE | so | NS | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 74LV541A | Samples |
| SN74LV541APW | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541APWG4 | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541APWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU CU SN | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541APWRG4 | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541APWT | ACTIVE | TSSOP | PW | 20 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | LV541A | Samples |
| SN74LV541ARGYR | ACTIVE | VQFN | RGY | 20 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | LV541A | Samples |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.



PACKAGE OPTION ADDENDUM

17-Mar-2017

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2018


TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LV541ADBR | SSOP | DB | 20 | 2000 | 330.0 | 16.4 | 8.2 | 7.5 | 2.5 | 12.0 | 16.0 | Q1 |
| SN74LV541ADWR | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74LV541ANSR | SO | NS | 20 | 2000 | 330.0 | 24.4 | 8.4 | 13.0 | 2.5 | 12.0 | 24.0 | Q1 |
| SN74LV541APWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74LV541APWT | TSSOP | PW | 20 | 250 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74LV541ARGYR | VQFN | RGY | 20 | 3000 | 330.0 | 12.4 | 3.8 | 4.8 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 12-Jul-2018



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LV541ADBR | SSOP | DB | 20 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74LV541ADWR | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LV541ANSR | SO | NS | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LV541APWR | TSSOP | PW | 20 | 2000 | 364.0 | 364.0 | 27.0 |
| SN74LV541APWT | TSSOP | PW | 20 | 250 | 367.0 | 367.0 | 38.0 |
| SN74LV541ARGYR | VQFN | RGY | 20 | 3000 | 367.0 | 367.0 | 35.0 |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150



SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.