

# TPS2551-Q1

SLVS850-JUNE 2008

# ADJUSTABLE CURRENT-LIMITED POWER-DISTRIBUTION SWITCH

## **FEATURES**

www.ti.com

- Qualified for Automotive Applications
- Adjustable Current-Limit: 100 mA to 1100 mA
- Fast Overcurrent Response: 2 µs (Typ)
- 85-mΩ High-Side MOSFET
- Reverse Input-Output Voltage Protection
- Operating Range: 2.5 V to 6.5 V
- Deglitched Fault Report
- 1-µA Maximum Standby Supply Current
- Junction Temperature Range: -40°C to 125°C
- Built-in Soft-Start
- 15-kV ESD Protection (With External Capacitance)

# **APPLICATIONS**

USB Ports/Hubs

IN∏

GND ∏

EN 🔲 3 4

- Cell Phones
- Laptops
- Heavy Capacitive Loads
- Reverse-Voltage Protection

DBV PACKAGE

(TOP VIEW)

2 5

6 1

OUT


II IM

🗌 FAULT

# DESCRIPTION

The TPS2551 power-distribution switch is intended for applications in which heavy capacitive loads and short circuits are likely to be encountered, incorporating a 100-m $\Omega$ , N-channel MOSFET in a single package. The current-limit threshold is user adjustable between 100 mA and 1.1 A via an external resistor. The power-switch rise and fall times are controlled to minimize current surges during switching.

The device limits the output current to a desired level by switching into a constant-current mode when the output load exceeds the current-limit threshold or a short is present. An internal reverse-voltage detection comparator disables the power-switch in the event that the output voltage is driven higher than the input to protect devices on the input side of the switch. The FAULT logic output asserts low during both overcurrent and reverse-voltage conditions.



 $^{\ast}$  USB requirement that downstream-facing ports are bypassed with at least 120  $\mu F$  per hub

#### Figure 1. Typical Application as USB Power Switch

	GENERAL SWITCH CATALOG											
33 m $\Omega$ , Single	$8 \text{ m}\Omega$ , Single 80 m $\Omega$ , Single 80		80 mΩ, Dual	80 mΩ, Triple	80 m $\Omega$ , Quad	80 mΩ, Quad						
TPS201xA 0.2 A to 2 A TPS202 0.2 A to 2 A TPS203x 0.2 A to 2 A	TPS2014 600 mA TPS2015 1A TPS2015 1A TPS2041B 500 mA TPS20451B 500 mA TPS20451B 500 mA TPS20451 00 mA TPS2055A 250 mA TPS2055 1A TPS2065 1.5 A TPS2068 1.5 A	TPS2042B 500 mA TPS2052B 500 mA TPS2056B 250 mA TPS2056 250 mA TPS2066 1A TPS2066 1A TPS2066 1.5 A	TPS2080 500 mA TPS2081 500 mA TPS2082 500 mA TPS2082 500 mA TPS2090 250 mA TPS2092 250 mA	TPS2043B 500 mA TPS2043B 500 mA TPS2047B 250 mA TPS2057A 250 mA TPS2057 1A	TPS2044B 500 mA TPS2054B 500 mA TPS2054B 500 mA TPS2058 250 mA	TPS2085 500 mA TPS2085 500 mA TPS2086 500 mA TPS2087 500 mA TPS2095 250 mA TPS2097 250 mA						



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### SLVS850-JUNE 2008



This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling the device leads should be shorted together or the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.

### **ORDERING INFORMATION**<sup>(1)</sup>

TJ	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 125°C	SOT-23 – DBV	Reel of 3000	TPS2551QDBVRQ1	PIUQ	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

## **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range unless otherwise noted <sup>(2)</sup>

	Voltage range on IN, OUT, EN, ILIM, FAULT		–0.3 V to 7 V		
	Voltage range from IN to OUT		-7 V to 7 V		
I <sub>OUT</sub>	Continuous output current		Internally limited		
	Continuous total power dissipation		See Dissipation Ratings Table		
	FAULT sink current		25 mA		
	ILIM source current	1 mA			
TJ	Operating junction temperature range		-40°C to 150°C		
T <sub>Sgt</sub>	Storage temperature range		–65°C to 150°C		
	Lead temperature 1,6 mm (1/16-inch) from case for	10 seconds	300°C		
ESD	Flootrootatia discharge rating	Human-Body Model (HBM)	2000 V		
ESD	Electrostatic discharge rating	Charged-Device Model (CDM)	1500 V		

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND unless otherwise noted.

## **DISSIPATION RATINGS**

BOARD	PACKAGE	THERMAL RESISTANCE θ <sub>JA</sub>	THERMAL RESISTANCE θ <sub>JC</sub>	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Low-K <sup>(1)</sup>	DBV	350°C/W	55°C/W	285 mW	2.85 mW/°C	155 mW	114 mW
High-K <sup>(2)</sup>	DBV	160°C/W	55°C/W	625 mW	6.25 mW/°C	340 mW	250 mW

(1) The JEDEC low-K (1s) board used to derive this data was a 3-in x 3-in, two-layer board with 2-oz copper traces on top of the board.

(2) The JEDEC high-K (2s2p) board used to derive this data was a 3-in x 3-in, multilayer board with 1-oz internal power and ground planes and 2-oz copper traces on top and bottom of the board.



SLVS850-JUNE 2008

# **RECOMMENDED OPERATING CONDITIONS**

		MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage, IN	2.5	6.5	V
$V_{\text{EN}}$	Enable voltage	0	6.5	V
I <sub>OUT</sub>	Continuous output current, OUT	0	1.1	А
R <sub>ILIM</sub>	Current-limit set resistor from ILIM to GND	14.3	80.6	kΩ
IFAULT	FAULT sink current	0	10	mA
TJ	Operating junction temperature	-40	125	°C

# **ELECTRICAL CHARACTERISTICS**

over recommended operating junction temperature range, 2.5 V  $\leq$  V<sub>IN</sub>  $\leq$  6.5 V, R<sub>ILIM</sub> = 14.3 k $\Omega$ , V<sub>EN</sub> = 5.0 V (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
POWE	R SWITCH						
	Static drain-source on-state	T <sub>J</sub> = 25 °C		85	95		
r <sub>DS(on)</sub>	resistance	–40 °C ≤ T <sub>J</sub> ≤ 125 °C				135	mΩ
		V <sub>IN</sub> = 6.5 V	$C_{L} = 1 \ \mu F, R_{L} = 100 \ \Omega,$		1.0	1.5	
t <sub>r</sub>	Rise time, output	V <sub>IN</sub> = 2.5 V	(see Figure 2)		0.65	1.0	
		V <sub>IN</sub> = 6.5 V	$C_{L} = 1 \ \mu F, R_{L} = 100 \ \Omega,$	0.2		0.5	ms
t <sub>f</sub>	Fall time, output	V <sub>IN</sub> = 2.5 V	0.2		0.5		
ENABL	E INPUT EN OR EN			r.			
V <sub>IH</sub>	High-level input voltage			1.1			
V <sub>IL</sub>	Low-level input voltage					0.66	V
I <sub>EN</sub>	Input current	V <sub>EN</sub> = 0 V or 6.5 V		-0.5		0.5	μA
t <sub>on</sub>	Turnon time	0 4 v E D 400 0 /a				3.6	ms
t <sub>off</sub>	Turnoff time	$C_{L} = 1 \ \mu F, R_{L} = 100 \ \Omega, (s)$	ee Figure 2)			3	ms
CURRE	ENT LIMIT						
		R <sub>ILIM</sub> = 80.6 kΩ		110	215	300	
l <sub>os</sub>	Short-circuit current, OUT connected to GND	R <sub>ILIM</sub> = 38.3 kΩ		300	500	650	
		$R_{ILIM} = 15 \ k\Omega$		1050	1400	1650	A
	Current-limit threshold (maximum	R <sub>ILIM</sub> = 80.6 kΩ		290	315	420	mA
l <sub>oc</sub>	dc output current IOUT delivered to	$R_{ILIM} = 38.3 \text{ k}\Omega$		620	665	750	
	load)	$R_{ILIM} = 15 \ k\Omega$	1550	1650	1750		
t <sub>IOS</sub>	Response time to short circuit	$V_{IN} = 5.0 V$ (see Figure 3)	)		2		μs
REVER	SE-VOLTAGE PROTECTION					······	
	Reverse-voltage comparator trip point (V <sub>OUT</sub> – V <sub>IN</sub> )			95	135	190	mV
	Time from reverse-voltage condition to MOSFET turn off	V <sub>IN</sub> = 5.0 V		3	5	7	ms
SUPPL	Y CURRENT						
I <sub>IN_off</sub>	Supply current, low-level output	$V_{IN} = 6.5 \text{ V}$ , No load on C $R_{ILIM} \le 80.6 \text{ k}\Omega$	UT, V <sub>EN</sub> = 0 V, 14.3 kΩ ≤		0.1	1	μΑ
lu.	Supply current, high-level output	$V_{IN} = 6.5 \text{ V}$ , No load on $R_{ILIM} = 15 \text{ k}\Omega$				150	μA
I <sub>IN_on</sub>	Supply current, high-level output	OUT, V <sub>EN</sub> = 6.5 V			130	μA	
I <sub>REV</sub>	Reverse leakage current	$V_{OUT} = 6.5 \text{ V}, V_{IN} = 0 \text{ V}, T$	Г <sub>Ј</sub> = 25 °С		0.01	1	μA

(1) Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

SLVS850-JUNE 2008

# ELECTRICAL CHARACTERISTICS (continued)

over recommended operating junction temperature range, 2.5 V  $\leq$  V<sub>IN</sub>  $\leq$  6.5 V, R<sub>ILIM</sub> = 14.3 k $\Omega$ , V<sub>EN</sub> = 5.0 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
UNDER	VOLTAGE LOCKOUT		I				
V <sub>UVLO</sub>	Low-level input voltage, IN	V <sub>IN</sub> rising		2.35	2.45	V	
	Hysteresis, IN	T <sub>J</sub> = 25 °C		25		mV	
FAULT	FLAG						
V <sub>OL</sub>	Output low voltage, FAULT	I <sub>FAULT</sub> = 1 mA			180	mV	
	Off-state leakage	$V_{\overline{FAULT}} = 6.5 V$			1	μΑ	
		FAULT assertion or deassertion due to overcurrent condition	5	7.5	10	ms	
	FAULT deglitch	FAULT assertion or deassertion due to reverse-voltage condition	2	4	6	ms	
THERN	IAL SHUTDOWN						
	Thermal shutdown threshold		155			°C	
	Thermal shutdown threshold in current-limit		135			°C	
	Hysteresis			15		°C	



# TPS2551-Q1


SLVS850-JUNE 2008

# **DEVICE INFORMATION**


### Terminal Functions

TERM	TERMINAL I/O		DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	3	Ι	Enable input, logic high turns on power switch
FAULT	4	0	Active-low open-drain output, asserted during overcurrent, overtemperature, or reverse-voltage conditions.
GND	2		Ground connection
ILIM	5	I	External resistor used to set current-limit threshold; recommended 14.3 k $\Omega \le R_{ILIM} \le 80.6 \text{ k}\Omega$ .
IN	1	I	Input voltage; connect a 0.1 $\mu$ F or greater ceramic capacitor from IN to GND as close to the IC as possible.
OUT	6	0	Power-switch output

### FUNCTIONAL BLOCK DIAGRAM



# PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

Figure 2. Test Circuit and Voltage Waveforms




6


TPS2551-Q1

Texas

INSTRUMENTS

# PARAMETER MEASUREMENT INFORMATION (continued)









Figure 4. Output Voltage vs. Current-Limit Threshold

# TPS2551-Q1

SLVS850-JUNE 2008



www.ti.com











Figure 6. Turnoff Delay and Fall Time

Texas Instruments

www.ti.com

SLVS850-JUNE 2008











Figure 8. Full-Load to Short-Circuit Transient Response





## **TYPICAL CHARACTERISTICS (continued)**







Figure 10. No-Load to Short-Circuit Transient Response



## SLVS850-JUNE 2008



## **TYPICAL CHARACTERISTICS (continued)**







Figure 12. No Load to 1Ω Transient Response

# TPS2551-Q1


SLVS850-JUNE 2008




www.ti.com



## **TYPICAL CHARACTERISTICS (continued)**











#### SLVS850-JUNE 2008












# TPS2551-Q1

SLVS850-JUNE 2008




#### www.ti.com













# TPS2551-Q1

SLVS850-JUNE 2008



# **TYPICAL CHARACTERISTICS (continued)**



www.ti.com



# DETAILED DESCRIPTION

## Overview

The TPS2551 is a current-limited power-distribution switch that uses N-channel MOSFETs for applications where short-circuits or heavy capacitive loads will be encountered. This device allows the user to program the current-limit threshold between 100 mA and 1.1 A via an external resistor. Additional device shutdown features include overtemperature protection and reverse-voltage protection. The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provide built-in soft-start functionality.

## Overcurrent

The TPS2551 responds to an overcurrent condition by limiting its output current to the  $I_{OC}$  and  $I_{OS}$  levels shown in Figure 21. Three response profiles are possible depending on the loading conditions and are summarized in Figure 4.

One response profile occurs if the TPS2551 is enabled into a short-circuit. The output voltage is held near zero potential with respect to ground and the TPS2551 ramps the output current to  $I_{OS}$  (see Figure 7).

A second response profile occurs if a short is applied to the output after the TPS2551 is enabled. The device responds to the overcurrent condition within time  $t_{IOS}$  (see Figure 3). The current-sense amplifier is over-driven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier gradually recovers and limits the output current to  $I_{OS}$ .

A third response profile occurs if the load current gradually increases. The device first limits the load current to  $I_{OC}$ . If the load demands a current greater than  $I_{OC}$ , the TPS2551 folds back the current to  $I_{OS}$  and the output voltage decreases to  $I_{OS} \propto R_{LOAD}$  for a resistive load, which is shown in Figure 4.

The TPS2551 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (typ). The device remains off until the junction temperature cools 15°C (typ) and then restarts. The TPS2551 cycles on/off until the overload is removed (see Figure 9 and Figure 11).

#### **Reverse-Voltage Protection**

The reverse-voltage protection feature turns off the N-channel MOSFET whenever the output voltage exceeds the input voltage by 135 mV (typical) for 4-ms. This prevents damage to devices on the input side of the TPS2551 by preventing significant current from sinking into the input capacitance. The N-channel MOSFET is allowed to turn-on once the output voltage goes below the input voltage for the same 4-ms deglitch time. The reverse-voltage comparator also asserts the FAULT output (active-low) after 4-ms.

## FAULT Response

The FAULT open-drain output is asserted (active low) during an overcurrent, overtemperature or reverse-voltage condition. The <u>output</u> remains asserted until the fault condition is removed. The TPS2551 is designed to eliminate false FAULT reporting by using an internal delay "deglitch" circuit for overcurrent (7.5-ms) and reverse-voltage (4-ms) conditions without the need for external circuitry. This ensures that FAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving fault conditions. Overtemperature conditions are not deglitched and assert the FAULT signal immediately.

## Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges.

#### SLVS850-JUNE 2008



## Enable (EN)

The logic enable controls the power switch, bias for the charge pump, driver, and other circuits to reduce the supply current. The supply current is reduced to less than  $1-\mu A$  when a logic high is present on EN or when a logic low is present on EN. A logic low input on EN or a logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

### **Thermal Sense**

The TPS2551 protects itself with two independent thermal sensing circuits that monitor the operating temperature of the power-switch and disables operation if the temperature exceeds recommended operating conditions. The device operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across power-switch. The power dissipation in the package is proportional to the voltage drop across the power-switch when the die temperature exceeds 135°C and the part is in current limit. The second thermal sensor turns off the power-switch when the die temperature exceeds 135°C and the part is in current limit. The second thermal sensor turns off the power-switch is in current limit. Hysteresis is built into both thermal sensors, and the switch turns on after the device has cooled approximately 15 °C. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output FAULT is asserted (active low) immediately during an overtemperature shutdown condition.



# APPLICATION INFORMATION

### Input and Output Capacitance

Input and output capacitance improve the performance of the device; the actual capacitance should be optimized for the particular application. For all applications, a 0.01  $\mu$ F to 0.1 $\mu$ F ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transients. This is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power-supply.

Placing a high-value electrolytic capacitor on the output pin is recommended when the large transient currents are expected on the output. Additionally, bypassing the output with a 0.01  $\mu$ F to 0.1  $\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

## **Programming the Current-Limit Threshold**

The overcurrent threshold is user programmable via an external resistor. Many applications require that the minimum current-limit is above a certain current level or that the maximum current-limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for  $R_{ILIM}$ . The following equations and Figure 21 can be used to calculate the resulting overcurrent threshold for a given external resistor value ( $R_{ILIM}$ ). Figure 21 includes current-limit tolerance due to variations caused by temperature and process. The traces routing the  $R_{ILIM}$  resistor to the TPS2551 should be as short as possible to reduce parasitic effects on the current-limit accuracy.

There are two important current-limit thresholds for the device and are related by Figure 4. The first threshold is the short-circuit current threshold  $I_{OS}$ .  $I_{OS}$  is the current delivered to the load if the part is enabled into a short-circuit or a short-circuit is applied during normal operation. The second threshold is the overcurrent threshold  $I_{OC}$ .  $I_{OC}$  is the peak dc current that can be delivered to the load before the device begins to limit current.  $I_{OC}$  is important if ramped loads or slow transients are common to the application. It is important to consider both  $I_{OS}$  and  $I_{OC}$  when choosing  $R_{ILIM}$ .  $R_{ILIM}$  can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of  $R_{ILIM}$  and the maximum desired load current on the  $I_{OS(min)}$  curve and choose a value of  $R_{ILIM}$  below this value. Programming the current-limit above a minimum threshold is important to ensure start-up into full-load or heavy capacitive loads. The resulting maximum dc load current is the intersection of the selected value of  $R_{ILIM}$  and the  $I_{OC(max)}$  curve.

To design below a maximum dc current level, find the intersection of  $R_{ILIM}$  and the maximum desired load current on the  $I_{OC(max)}$  curve and choose a value of  $R_{ILIM}$  above this value. Programming the current-limit below a maximum threshold is important to avoid current-limiting upstream power supplies causing the input voltage bus to droop. The resulting minimum short-circuit current is the intersection of the selected value of  $R_{ILIM}$  and the  $I_{OS(min)}$  curve.

Overcurrent Threshold Equations (I<sub>OC</sub>):

- $I_{OC(max)}$  (mA) = (24500 V) / (R<sub>ILIM</sub> k $\Omega$ ) <sup>0.975</sup>
- $I_{OC(typ)}$  (mA) = (23800 V) / (R<sub>ILIM</sub> k $\Omega$ ) <sup>0.985</sup>
- $I_{OC(min)}$  (mA) = (23100 V) / (R<sub>ILIM</sub> k $\Omega$ ) <sup>0.996</sup>

Short-Circuit Current Equations (I<sub>OS</sub>):

- $I_{OS(max)}$  (mA) = (25500 V) / (R<sub>ILIM</sub> k $\Omega$ ) <sup>1.013</sup>
- $I_{OS(typ)}$  (mA) = (28700 V) / (R<sub>ILIM</sub> k $\Omega$ )<sup>1.114</sup>
- $I_{OS(min)}$  (mA) = (39700 V) / (R<sub>ILIM</sub> k $\Omega$ ) <sup>1.342</sup>

where 14.3 k $\Omega \le R_{ILIM} \le 80.6 \text{ k}\Omega$ .  $I_{OS(typ)}$  and  $I_{OS(max)}$  are not plotted to improve graph clarity.

#### SLVS850-JUNE 2008



INSTRUMENTS

**EXAS** 




Figure 21. Current-Limit Threshold vs RILIM

# **Application 1: Designing Above a Minimum Current Limit**

Some applications require that current-limiting cannot occur below a certain threshold. For this example, assume that 1 A must be delivered to the load so that the minimum desired current-limit threshold is 1000 mA. Use the  $I_{OS}$  equations and Figure 21 to select  $R_{ILIM}$ .

- I<sub>OS(min)</sub> (mA) = 1000 mA
- $I_{OS(min)}$  (mA) = (39700 V) / (R<sub>ILIM</sub> (k $\Omega$ )) <sup>1.342</sup>
- $R_{ILIM}(k\Omega) = [(39700 \text{ V}) / (I_{OS(min)}(mA))]^{1/1.342}$
- R<sub>ILIM</sub> = 15.54 kΩ

Select the closest 1% resistor less than the calculated value:  $R_{ILIM} = 15.4 \text{ k}\Omega$ . This sets the minimum current-limit threshold at 1 A . Use the I<sub>OC</sub> equations, Figure 21, and the previously calculated value for  $R_{ILIM}$  to calculate the maximum resulting current-limit threshold.

- R<sub>ILIM</sub> = 15.4 kΩ
- $I_{OC(max)}$  (mA) = (24500 V) / (R<sub>ILIM</sub> (k $\Omega$ )) <sup>0.975</sup>
- $I_{OC(max)}$  (mA) = (24500 V) / (15 (k $\Omega$ )) <sup>0.975</sup>
- I<sub>OC(max)</sub> = 1703 mA

The resulting maximum current-limit threshold is 1.7 A with a 15.4 k $\!\Omega$  resistor.

## **Application 2: Designing Below a Maximum Current Limit**

Some applications require that current-limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 1.25 A to protect an up-stream power supply. Use the  $I_{OC}$  equations and Figure 21 to select  $R_{ILIM}$ .

- I<sub>OC(max)</sub> (mA) = 1250 mA
- $I_{OC(max)}$  (mA) = (24500 V) / ( $R_{ILIM}$  (k $\Omega$ )) <sup>0.975</sup>
- $R_{ILIM}$  (k $\Omega$ ) = [(24500 V) / ( $I_{OC(max)}$  (mA))] <sup>1/0.975</sup>
- R<sub>ILIM</sub> = 21.15 kΩ



Select the closest 1% resistor greater than the calculated value:  $R_{ILIM} = 21.5 \text{ k}\Omega$ . This sets the maximum current-limit threshold at 1.25 A. Use the I<sub>OS</sub> equations, Figure 21, and the previously calculated value for  $R_{ILIM}$  to calculate the minimum resulting current-limit threshold.

- R<sub>ILIM</sub> = 21.5 kΩ
- $I_{OS(min)}$  (mA) = (39700 V) / (R<sub>ILIM</sub> (k $\Omega$ )) <sup>1.342</sup>
- $I_{OS(min)}$  (mA) = (39700 V) / (21.5 (k $\Omega$ )) <sup>1.342</sup>
- $I_{OS(min)} = 647 \text{ mA}$

The resulting minimum current-limit threshold is 647 mA with a 21.5 k $\Omega$  resistor.

### **Power Dissipation and Junction Temperature**

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the  $r_{DS(on)}$  of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read  $r_{DS(on)}$  from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

$$P_D = r_{DS(on)} \times I_{OUT}^2$$

Where:

 $P_D$  = Total power dissipation (W)

 $r_{DS(on)}$  = Power switch on-resistance ( $\Omega$ )

 $I_{OUT}$  = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

 $T_{J} = P_{D} \times R_{\theta JA} + T_{A}$ 

Where:

 $T_A$  = Ambient temperature (°C)

 $R_{\theta JA}$  = Thermal resistance (°C/W)

 $P_D$  = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined"  $r_{DS(on)}$  from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance  $R_{\theta JA}$ , and thermal resistance is highly dependent on the individual package and board layout. The "Dissipating Rating Table" at the beginning of this document provides example thermal resistances for specific packages and board layouts.

## Universal Serial Bus (USB) Power-Distribution Requirements

One application for this device is for current-limiting in universal serial bus (USB) applications. The original USB interface was a 12-Mb/s or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480-Mb/s. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification classifies two different classes of

```
Copyright © 2008, Texas Instruments Incorporated
```

#### SLVS850-JUNE 2008



devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA. It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. The latest USB standard should always be referenced when considering the current-limit threshold

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- Low-power, bus-powered function
- High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS2551 has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

#### **Self-Powered and Bus-Powered Hubs**

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V to 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. It must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. This is accomplished by removing power or by shutting off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

#### Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44  $\Omega$  and 10  $\mu$ F at power up, the device must implement inrush current limiting.

### **USB Power-Distribution Requirements**

USB can be implemented in several ways regardless of the type of USB device being developed. Several power-distribution features must be implemented.

- SPHs must:
  - Current-limit downstream ports
  - Report overcurrent conditions
- BPHs must:
  - Enable/disable power to downstream ports
  - Power up at <100 mA</li>
  - Limit inrush current (<44  $\Omega$  and 10  $\mu$ F)
- Functions must:
  - Limit inrush currents
  - Power up at <100 mA</li>

The feature set of the TPS2551 meets each of these requirements. The integrated current-limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.



### **Auto-Retry Functionality**

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, FAULT pulls low disabling the part. The part is disabled when EN is pulled low, and FAULT goes high impedance allowing  $C_{RETRY}$  to begin charging. The part re-enables when the voltage on EN reaches the turnon threshold, and the auto-retry time is determined by the resistor/capacitor time constant. The part will continue to cycle in this manner until the fault condition is removed.




Figure 22. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. The figure below shows how an external logic signal can drive EN through R<sub>FAULT</sub> and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.




Figure 23. Auto-Retry Functionality With External EN Signal

TEXAS INSTRUMENTS

#### SLVS850-JUNE 2008

### Latch-Off Functionality

The circuit in Figure 24 uses an SN74HC00 quad-NAND gate to implement overcurrent latch-off. The SN74HC00 high-speed CMOS logic gate is selected because it operates over the 2.5-V to 6.5-V range of the TPS2551.

This circuit is designed to work with the active-high TPS2551. ENABLE must be logic low during start-up until  $V_{IN}$  is stable to ensure that the switch initializes in the OFF state. A logic high on ENABLE turns on the switch after  $V_{IN}$  is stable. FAULT momentarily pulls low during an overcurrent condition, which latches STAT logic low and disables the switch. The host can monitor STAT for an overcurrent condition. Toggling ENABLE resets STAT and re-enables the switch.





Figure 24. Overcurrent Latch-Off Using a Quad-NAND Gate

## **Two-Level Current-Limit Circuit**

Some applications require different current-limit thresholds depending on external system conditions. Figure 25 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see previously discussed "Programming the Current-Limit Threshold" section). A logic-level input enables/disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFETs/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

#### NOTE:

ILIM should never be driven directly with an external signal.







11-Apr-2013

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TPS2551QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PIUQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS2551-Q1 :

Catalog: TPS2551



#### NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# PACKAGE OPTION ADDENDUM

11-Apr-2013

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2551QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2551QDBVRQ1	SOT-23	DBV	6	3000	203.0	203.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
  - A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
  - È Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated