

# 150 MHz PIXEL VIDEO CONTROLLER FOR MONITORS

#### **FEATURE**


- 150 MHZ Pixel Rate
- 2.7 ns Rise and Fall Time
- I<sup>2</sup>C Bus Controlled
- Support DC Coupling Appplication only
- Grey Scale Tracking Versus Brightness
- OSD Mixing
- Beam Current Attenuation (ABL)
- Pedestral Clamping on Output Stage
- Possibility of Light or Dark Grey OSD Background
- OSD Independent Contrast Control
- Adjustable Bandwidth
- Input Black Level Clamping with Built-in Clamping Pulse
- Stand-by Mode
- 5 V to 8 V Power Supply
- Perfectly matched with the TDA9535/9535L/ 9536/9555/9556 Amplifiers from ST

## **DESCRIPTION**

The TDA9210 is an I<sup>2</sup>C Bus controlled RGB preamplifier designed for Monitor applications, able to mix the RGB signals coming from any OSD device. The usual Contrast, Brightness, Drive and Cut-Off Controls are provided.

In addition, it includes the following features:

- OSD contrast,
- Bandwidth adjustment,
- Grey background,
- Internal back porch clamping pulse generator.



The RGB incoming signals are amplified and shaped to drive in DC coupling any commonly used video amplifiers without intermediate follower stages.

As for any ST Video pre-amplifier, the TDA9210 is able to drive a real load without any external interface.

One of the main advantages of ST devices is their ability to sink and source currents while most of the devices from our competitors have problems to sink large currents.

These driving capabilities combined with an original output stage structure suppress any static current on the output pins and therefore reduce dramatically the power dissipation of the device.


Extensive integration combined with high performance and advanced features make the TDA9210 one of the best choice for any CRT Monitor in the 14" to 17" range.

Perfectly matched with the ST video amplifiers TDA9535/9536/9555/9556s, they offer a complete solution for high performance and cost-optimized Video Board Application.

Version 3.4

November 2000 1/19

# 1 - PIN CONNECTION




# 2 - PIN DESCRIPTION

Pin Number	Symbol	Description				
1	IN1	Red Video Input				
2	ABL	ABL Input				
3	IN2	Green Video Input				
4	GNDL	Logic Ground				
5	IN3	Blue Video Input				
6	GNDA	Analog Ground				
7	V <sub>CCA</sub>	Analog V <sub>CC</sub> (5V)				
8	OSD1	Red OSD Input				
9	OSD2	Green OSD Input				
10	OSD3	Blue OSD Input				
11	FBLK	Fast Blanking				
12	SCL	SCL				
13	SDA	SDA				
14	OUT3	Blue Video Output				
15	GNDP	Power Ground				
16	OUT2	Green Video Output				
17	V <sub>CCP</sub>	Power V <sub>CC</sub> (5 V to 8 V)				
18	OUT1	Red Video Output				
19	HSYNC/BPCP	HSYNC/BPCP				
20	BLK	Blanking Input				

57

## 3 - BLOCK DIAGRAM



## 4 - FUNCTIONAL DESCRIPTION

## 4.1 - RGB Input

The three RGB inputs have to be supplied through coupling capacitors (100 nF).

The maximum input peak-to-peak video amplitude is 1 V.

The input stage includes a clamping function. The clamp uses the input serial capacitor as a "memory capacitor".

To avoid a discharge of the serial capacitor during the line (due to leakage current), the input voltage is referenced to the ground.

The clamp is gated by an internally generated "Back Porch Clamping Pulse" (BPCP). Register 8 allows to choose the way to generate this BPCP (see Figure 1).

When bit 0 is set to 0, the BPCP is synchronized on the trailing or leading edge of HSYNC (Pin 19) (bit 1 = 0: trailing edge, bit 1 = 1: leading edge).

Additionally, the IC automatically works with either positive or negative HSYNC pulses.

- When bit 0 is set to 1, BPCP is synchronized on the leading edge of the blanking pulse BLK (Pin 20). One can use a positive or negative blanking pulse by programming bit 0 in Register 9 (See Table 3 on page 13).
- BPCP width can be adjusted with bit 2 and 3 (see Register 8, Table 2 on page 12).
- If the application already provides the Back Porch Clamping Pulse, bit 4 must be set to 1 (providing a direct connection between Pin 19 and internal BPCP).

## 4.2 - Fast Blanking Input


The fast blanking pin (FBLK) is TTL compatible. The blanking pulse can be:

- positive or negative
- line or Composite-type (but not Frame-type).

## 4.3 - Contrast Adjustment (8 bits)

The contrast adjustment is made by controlling simultaneously the gain of the three internal amplifiers through the I<sup>2</sup>C bus interface. Register 1 allows the adjustment in a range of 48 dB.

Figure 1.




#### 4.4 - ABL Control

The TDA9210 includes an ABL (automatic beam limitation) input to attenuate the RGB Video signals depending on the beam intensity.

The operating range is 2 V (from 3 V to 1 V). A typical 15 dB maximum attenuation is applied to the output signal whatever the contrast adjustment is. (See Figure 2).

When the ABL feature is not used, the ABL input (Pin 2) must be connected to a 5 V supply voltage.

Figure 2.



#### 4.5 - Brightness Adjustment (8 bits)

Brightness adjustment is controlled by the I<sup>2</sup>C Bus via Register 2. It consists of adding the same DC voltage to the three RGB signals, after contrast adjustment. When the blanking pulse equals 0, the DC voltage is set to a value which can be adjusted between 0 and 2V with 8mV steps (see Figure 3).

The DC output level is forced to the "Infra Black" level  $(V_{DC})$  when the blanking pulse is equal to 1.

#### 4.6 - Drive Adjustment (3 x 8 bits)

In order to adjust the white balance, the TDA9210 offers the possibility of adjusting separately the overall gain of each channel thanks to the I<sup>2</sup>C bus (Registers 3, 4 and 5).

The very large drive adjustment range (48 dB) allows different standards or custom color temperatures.

It can also be used to adjust the output voltages at the optimum amplitude to drive the CRT drivers, keeping the whole contrast control for the enduser only.

The drive adjustment is located after the Contrast, Brightness and OSD switch blocks, so it does not affect the white balance setting when the BRT is adjusted. It also operates on the OSD portion of the signal.

#### 4.7 Cut-off Adjustment (Infra Black)

The cut-off voltage (Infra Black: $V_{DC}$ ) is the output level during the blanking period. This level is sampled after each line during an internal pulse (OCL) generated during the blanking pulse (see Figure 11).

A sample-and-hold block controls the V<sub>DC</sub> level.

V<sub>DC</sub> is adjustable separately for each channel from 0.2 to 2.5V via the 8-bit cut-off registers (registers 10, 11 and 12, see Table 1 on page 15).

#### Caution:

Registers 10, 11 and 12: out of the 0 to 256 cut-off adjustment steps, the first 40 steps are not allowed.

#### 4.8 - OSD Inputs

The TDA9210 allows to mix the OSD signals into the RGB main picture. The four pins dedicated to this function are the following:

- Three TTL RGB inputs (Pins 8, 9, 10) connected to the three outputs of the corresponding OSD processor.
- One TTL fast blanking input (Pin 11) also connected to the FBLK output of the OSD processor.

When a high level is present on the FBLK, the IC acts as follows:

- The three main picture RGB input signals (IN1, IN2, IN3) are internally switched to the internal input clamp reference voltage.
- The three output signals are set to the voltage corresponding to the three OSD input logic states (0 or 1). (See Figure 3).

If the OSD input is at low level, the output and brightness voltages ( $V_{BRT}$ ) are equal.

If the OSD input is at high level, the output voltage is  $V_{OSD}$ , where  $V_{OSD} = V_{BRT} + OSD$  and OSD is an I<sup>2</sup>C bus-controlled voltage.

OSD varies between 0 V to 4.9 V by 320 mV steps via Register 7 (4 bits). The same variation is applied simultaneously to the three channels providing the OSD contrast.

The grey color can be obtained on output signals when:

- OSD1 = 1, OSD2 = 0 and OSD3 = 1,
- A special bit (bit 5 or 6) in Register 9 is set to 1.
  If R9b5 is set to 1, light grey is obtained on output.
  If R9b6 is set to 1, dark grey is obtained on output.
  In the case where R9b5 and R9b6 are set to 0, the normal operation is provided on output signals.

## 4.9 - Output Stage

The overall waveforms of the output signal are shown in Figure 3. The three output stages, which are large bandwidth output amplifiers, are able to deliver up to 4.4  $\rm V_{PP}$  for 0.7  $\rm V_{PP}$  on input.


When a high level is applied on the BLK input (Pin 20), the three outputs are forced to "Infra

Black" level (V<sub>DC</sub>) thanks to a sample and hold circuit (described below).

The black level (which is the output voltage outside the blanking pulse with minimum brightness and no Video input signals) is 400 mV higher than  $V_{\rm DC}$ .

The brightness level (V<sub>BRT</sub>) is then obtained by programming register 2 (seeTable 1 on page 12).

Figure 3. Waveforms VOUT, BRT, CONT, OSD



## 4.10 - Bandwidth Adjustment

An advanced feature: Bandwidth adjustment, is implemented on the TDA9210.

For applications where rise/fall time >5.5ns, this feature must not be used and the bandwidth has to be set to 0 (dec) (register 13, see Table 1 on page 15).

For applications where rise/fall time <5.5ns, this feature offers several advantages:

- Depending on the external capacitive load and on the peak-to-peak output voltage, this adjustment avoids getting any slew-rate phenomenon.
- Electromagnetic radiation (EMI). Slowing down the signal of rise/fall time will decrease the EMI without significantly deteriorating the rise/fall time of the CRT driver.
- Video signal response. Using this adjustment will allow to optimize the high frequency transient phenomenons.

 Still picture mode. In this mode, high video swing is of greater interest than rise/fall time. The bandwidth adjustment can be used to avoid any slewrate phenomenon at the CRT driver output and to reduce EMI.

#### 4.11 - CRT Cathode Coupling (Figure 4)


The TDA9210 is designed to be used in DC coupling mode only, enabling to build a powerful video system on a small PCB Board and giving a substantial cost saving compared with any other solution available on the market.

The preamplifier outputs control directly the cut-off levels.

The output DC level (VDC) is adjusted independently for each channel from 0.5 V to 2.5 V via the registers 10, 11 and 12.

Note that bit 2 must be set to 1 and bit 3 to 0 in Register 9.

Figure 4. DC Coupling



## 4.12 - Stand-by Mode

The TDA9210 has a stand-by mode. As soon as the  $V_{CC}$  power (Pin 17) gets lower than 3V (typ.), the device is set in stand-by mode whatever the voltage on analog  $V_{CCA}$  (Pin 7) is. The analog blocks are internally switched-off while the logic parts (I<sup>2</sup>C bus, power-on reset) are still supplied.

In stand-by mode, the power consumption is below 20 mW.

#### 4.13 - Serial Interface

The 2-wire serial interface is an I<sup>2</sup>C interface. The slave address of TDA9210 is DC hex.

A6	A5	A4	А3	A2	A1	A0	W	
1	1	0	1	1	1	0	0	

The host MCU can write into the TDA9210 registers. Read mode is not available.

In order to write data into the TDA9210, after the "start" message, the MCU must send the following data (see Figure 5):

- the I<sup>2</sup>C address slave byte with a low level for the R/W bit,
- the byte to the internal register address where the MCU wants to write data,
- the data.

All bytes are sent with MSB bit first. The transfer of written data is ended with a "stop" message.


When transmitting several data, the register addresses and data can be written with no need to repeat the start and slave addresses.

#### 4.14 - Power-on Reset

A power-on reset function is implemented on the TDA9210 so that the I<sup>2</sup>C registers have a deter-

mined status after power-on. The Power-on reset threshold for a rising supply on  $V_{CCA}$  (Pin 7) is 3.8 V (typ.) and 3.2V when the  $V_{CC}$  decreases.

Figure 5. I<sup>2</sup>C Write Operation



## 4.15 - Specific Application Conditions

## Functioning with 5 V Power V<sub>CC</sub>

To simplify the application, it is possible to supply the power  $V_{CC}$  with 5 V (instead of 8 V nominal) at the expense of output swing voltage.

#### **Functioning without Blanking Pulse**

If no blanking pulse is applied to the TDA9210, the internal BPCP can be connected to the sample and hold circuit (Register 8, bit 7 = 1 and BLK pin grounded) so that the output DC level is still controlled by  $I^2C$ .

To ensure the device correct behavior in the worst possible conditions, the Brightness Register must be set to 0.

# **5 - ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Pin	Value	Units
V <sub>CCA</sub> Max.	Supply Voltage on Analog V <sub>CC</sub>	7	5.5	V
V <sub>CCP</sub> Max.	Supply Voltage on Power V <sub>CC</sub>	20	8.8	V
V <sub>in</sub> Max.	Voltage at any Input Pins (except Video inputs) and Input/Output Pins	-	5.5	V
V <sub>I</sub> Max.	Voltage at Video Inputs	1, 3, 5	1.4	V
T <sub>stg</sub>	Storage Temperature	-	-	°C
T <sub>oper</sub>	Operating Junction Temperature	-	+150	°C

# 6 - THERMAL DATA

Symbol	Parameter	Value	Units
$R_{th(j-a)}$	Max. Junction-ambient Thermal Resistance	69	°C/W
T <sub>i</sub>	Typ. Junction Temperature at T <sub>amb</sub> = 25°C	80	°C

# 7 - DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 25^{\circ}C$ ,  $V_{CCA} = 5V$ ,  $V_{CCP} = 8V$ , unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>CCA</sub>	Analog Supply Voltage	Pin 7	4.5	5	5.5	V
V <sub>CCP</sub>	Power Supply Voltage	Pin 17	4.5	8	8.8	V
I <sub>CCA</sub>	Analog Supply Current	V <sub>CCA</sub> = 5V		70		mA
I <sub>CCP</sub>	Power Supply Current	V <sub>CCP</sub> = 8V		55		mA
V <sub>I</sub>	Video Input Voltage Amplitude			0.7	1	V
Vo	Output Voltage Range		0.5		V <sub>CCP</sub> -0.5V	V
V <sub>IL</sub>	Low Level Input Voltage	OSD, FBLK, BLK, HSYNC			0.8	V
$V_{IH}$	High Level Input Voltage		2.4			V
I <sub>IN</sub>	Input Current	OSD, FBLK, BLK	-1		1	μΑ
R <sub>HS</sub>	Input Resistor	HSYNC		40		kΩ

# 8 - AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 25^{\circ}C$ ,  $V_{CCA} = 5V$ ,  $V_{CCP} = 8V$ ,  $V_i = 0.7$   $V_{PP}$ ,  $C_{LOAD} = 5pF$   $R_S = 100\Omega$ , serial between output pin and  $C_{LOAD}$ , unless otherwise specified.

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
VIDEO INF	PUTS (PINS 1, 3, 5)					
V <sub>I</sub>	Video Input Voltage Amplitude	Max. Contrast and Drive		0.7	1	V
VIDEO OL	JTPUT SIGNAL (PINS 14, 16, 18) - GE	ENERAL				
GAM	Maximum Gain	Max Contrast and Drive (CRT = DRV = 254 dec)		16		dB
VOM	Maximum Video Output Voltage (Note 1)	Max Contrast and Drive (CRT = DRV = 254 dec)		4.4		V
VON	Nominal Video Output Voltage	Contrast and Drive at POR (CRT = DRV = 180 dec)		2.2		V
CAR	Contrast Attenuation Range		48		dB	
DAR	Drive Attenuation Range		48		dB	
GM	Gain Matching	Contrast and Drive at POR		±0.1		dB
t <sub>R</sub> , t <sub>F</sub>	Rise Time, Fall Time (Note 1)	V <sub>OUT</sub> = 2 V <sub>PP</sub> (BW = 15 dec) V <sub>OUT</sub> = 2 V <sub>PP</sub> (BW = 0 dec)		2.7 4.3		ns ns
BW	Large Signal Bandwidth	$V_{OUT} = 2 V_{PP}$		130		MHz
BW	Bandwidth Adjustment Range	V <sub>OUT</sub> = 2 V <sub>PP</sub> Minimum bandwidth (BW = 0 dec) Maximum bandwidth (BW =15 dec)		80 130		MHz MHz
СТ	Crosstalk between Video Outputs	V <sub>OUT</sub> = 2 V <sub>PP</sub> @ f = 10 MHz @ f = 50 MHz		60 35		dB dB
VIDEO OL	JTPUT SIGNAL — BRIGHTNESS					
BRTmax	Maximum Brightness Level	Max. Brightness (BRT = 255 dec) and Max. Drive (DRV = 254 dec)		2		V
BRTmin	Minimum Brightness Level	Min. Brightness (BRT = 0 dec) and Max. Drive (DRV = 254 dec)		0		V
VIP	Insertion Pulse			0.4		V
BRTM	Brightness Matching	Brightness and Drive at POR		±10		mV
VIDEO OL	JTPUT SIGNAL — OSD					
OSDmax OSDmin	Maximum OSD Output Level Minimum OSD Output Level	Max. Drive (DRV = 254 dec) Max. OSD (OSD = 15 dec) Min. OSD (OSD = 0 dec)		4.9 0		V
VIDEO OL	JTPUT SIGNAL — DC LEVEL (DC CC	DUPLING MODE)				
DCLmax DCLmin	Maximum Output DC Level Minimum Output DC Level	Max. Cut-off (Cut-off = 255 dec) Min. Cut-off (Cut-off = 40 dec)		2.5 0.4		V V
DCLstep	Output DC Level Step			10		mV
DCLTD	Output DC Level Drift	Tj variation=100°C		0.5		%

Note 1: Assuming that  $V_{OM}$  remains within the range of Vo (between 0.5V and  $V_{CCP}$  - 0.5V)  $t_R$ ,  $t_F$  are calculated values, assuming an ideal input rise/fall time of 0ns ( $t_R = \sqrt{?tROUT?}$ ,  $t_F = \sqrt{?tRIN?}$ 

# **AC ELECTRICAL CHARACTERISTICS**

 $T_{amb}$  = 25°C,  $V_{CCA}$  = 5V,  $V_{CCP}$ = 8V,  $V_{i}$  = 0.7  $V_{PP}$ ,  $C_{LOAD}$  = 5 pF, unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
ABL (PIN	2)					
GABLmin GABLmax	ABL Mini Attenuation ABL Maxi Attenuation	V <sub>ABL</sub> ≥3.2 V V <sub>ABL</sub> = 1 V		0 15		dB dB
$V_{ABL}$	ABL Threshold Voltage	For output attenuation		3		V
IABLhigh IABLlow	High ABL Input Current Low ABL Input Current	V <sub>ABL</sub> = 3.2V V <sub>ABL</sub> = 1V		0 -2		μA μA

# 9 - I<sup>2</sup>C ELECTRICAL CHARACTERISTICS

 $T_{amb} = 25^{\circ}C$ ,  $V_{CCA} = 5V$ , unless otherwise specified


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>IL</sub>	Low Level Input Voltage	tage On Pins SDA, SCL				V
V <sub>IH</sub>	High Level Input Voltage		3			V
I <sub>IN</sub>	Input Current (Pins SDA, SCL)	0.4 V < V <sub>IN</sub> < 4.5 V	-10		+10	μΑ
f <sub>SCL(Max.)</sub>	SCL Maximum Clock Frequency		0.25		200	kHz
V <sub>OL</sub>	Low Level Output Voltage	SDA Pin when ACK Sink Current = 6mA			0.6	V

# 10 - I<sup>2</sup>C INTERFACE TIMING REQUIREMENTS

(see Figure 11)

Symbol	Parameter	Min.	Тур.	Max.	Units
t <sub>BUF</sub>	Time the bus must be free between two accesses	1300			ns
t <sub>HDS</sub>	Hold Time for Start Condition	600			ns
t <sub>SUP</sub>	Set-up Time for Stop Condition	600			ns
$t_{LOW}$	The Low Period of Clock	1300			ns
t <sub>HIGH</sub>	The High Period of Clock	600			ns
t <sub>HDAT</sub>	Hold Time Data	300			ns
t <sub>SUDAT</sub>	Set-up Time Data	250			ns
t <sub>R</sub> , t <sub>F</sub>	Rise and Fall Time of both SDA and SCL	20		300	ns

Figure 7. I<sup>2</sup>C Timing Diagram



# 11 - I<sup>2</sup>C REGISTER DESCRIPTION

Table 1. Register Sub-addressed - I<sup>2</sup>C Table 1

Sub-a	ddress	Register Names		POR	Value	Max.	Value
Hex	Dec	Register Names		Hex	Dec	Hex	Dec
01	01	Contrast (CRT) - Note 2	8-bit DAC	B4	180	FE	254
02	02	Brightness (BRT)	8-bit DAC	B4	180	FF	255
03	03	Drive 1 (DRV) - Note 2	8-bit DAC	B4	180	FE	254
04	04	Drive 2 (DRV) - Note 2	8-bit DAC	B4	180	FE	254
05	05	Drive 3 (DRV) - Note 2	8-bit DAC	B4	180	FE	254
06	06	Not Used		-	1	-	-
07	07	OSD Contrast (OSD)	4-bit DAC	09	09	0F	15
80	08	BPCP & OCL	Refer to the I <sup>2</sup> C table 2	04	04		
09	09	Miscellaneous	Refer to the I <sup>2</sup> C table 3	1C	28		
0A	10	Cut Off Out 1 DC Level (Cut-off) - Note 3	8-bit DAC	B4	180	FF	255
0B	11	Cut Off Out 2 DC Level (Cut-off) - Note 3	8-bit DAC	B4	180	FF	255
0C	12	Cut Off Out 3 DC Level (Cut-off) - Note 3	8-bit DAC	B4	180	FF	255
0D	13	Bandwidth Adjustment (BW) - Note 4	4-bit DAC	07	07	0F	15

Note 2: For Contrast & Drive adjustment, code 00 (dec) and 255 (dec) are not allowed.

Note 3: For Cut Off Output DC Level, codes below 40 (dec) are not allowed

**Note 4:** To be set to 0 (dec) for application with  $t_R/t_F > 5.5$ ns

Table 2. BPCP & OCL Register (R8) - I<sup>2</sup>C Table 2 (see also Figure 8)

b7	b6	b5	b4	b3	b2	b1	b0	Function	POR Value
			0				0	Internal BPCP triggered by HSYNC	х
			0				1	Internal BPCP triggered by BLK	
			0			0		Internal BPCP synchronized by the trailing edge	х
			0			1		Internal BPCP synchronized by the leading edge	
			0	0	0			Internal BPCP Width = 0.33 μs	
			0	0	1			Internal BPCP Width = 0.66 μs	х
			0	1	0			Internal BPCP Width = 1 μs	
			0	1	1			Internal BPCP Width = 1.33 μs	
			1					Internal BPCP = BPCP input	
		0						Normal Operation	х
		1						Reserved (Force BPCP to 1 in test)	
	0							Normal Operation	х
	1							Reserved (Force OCL to 1 in test)	
0								Internal OCL pulse triggered by BLK	Х
1								Internal OCL pulse = Internal BPCP	

Table 3. Miscellaneous Register (R9) - I<sup>2</sup>C Table 3

b7	b6	b5	b4	b3	b2	b1	b0	Function	POR Value
							0	Positive Blanking Polarity	х
							1	Negative Blanking Polarity	
						0		Soft Blanking = OFF	х
						1		Soft Blanking = ON	
			х	0	1			bit 3 and bit 2 must be set to 0 and 1 respectively (Note 5)	
	0	0						Light Grey on OSD Outputs = OFF	х
	0	1						Light Grey on OSD Outputs = ON	
	0	0						Dark Grey on OSD Outputs = OFF	х
	1	0						Dark Grey on OSD Outputs = ON	
-								Reserved (SOG = OFF)	х
-								Reserved (SOG = ON)	


Note 5: After Power ON, bit3 and bit 2 of register 9 must mandatorily be set to 0 and 1 respectively.

Table 4. Bandwidth Adjustment (R13) - I<sup>2</sup>C Table 4

b7	b6	b5	b4	b3	b2	b1	b0	Function	POR Value
				1	1	1	1	130 MHz	
				0	1	1	1	100 MHz	х
				0	0	0	0	80 MHz (Note 6)	
		0	0					Normal Operation	х
		0	1					BW DAC output connected to BLK input (for test)	
		1	0					BW DAC complementary output connected to BLK input (for test)	


**Note 6:** For application with  $t_R/t_F > 5.5$ ns, this register has to be set to 0 (dec).

Figure 8. BPCP and OCL Generation



# 12 - INTERNAL SCHEMATICS

Figure 9.






Figure 11.




Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 17.





Figure 16.







Figure 18. TDA9210 - TDA9535/9536 Demonstration Board: Silk Screen and Trace





57





Figure 20. TDA9210 - TDA9535/9536 Demonstration Board Schematic

# 13 - PACKAGE MECHANICAL DATA

20 Pins — Plastic Dip



Dimensions		Millimeters		Inches			
Dillielisions	Min.	Тур.	Max.	Min.	Тур.	Max.	
А	3.25	3.30	3.35	0.128	0.130	0.132	
a1		0.508			0.020		
В	1.39		1.65	0.055		0.065	
b	0.381	0.457	0.533	0.015	0.018	0.021	
b1	0.20	0.254	0.30	0.008	0.010	0.012	
С	5.20	5.33	5.46	0.205	0.210	0.215	
D	24.9	25.15	25.4	0.980	0.990	1.000	
E	7.8	8.5	9.1	0.307	0.335	0.358	
е	2.29	2.54	2.79	0.090	0.100	0.110	
e3	22.60	22.86	23.11	0.890	0.900	0.910	
e4	7.36	7.62	7.87	0.290	0.300	0.310	
F	6.22	6.35	6.50	0.245	0.250	0.255	
I	3.42	3.68	3.93	0.135	0.145	0.155	
L	3.17	3.30	3.42	0.125	0.130	0.135	
N		7d			7d		
R1		0.152			0.006		
R2		0.762			0.030		
K		1.524			0.060		
K1		0.762			0.030		
K2		0.762			0.030		
Z		1.27	1.34		0.050	0.053	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics.

© 2000 STMicroelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components of STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in a I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

## STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

