









TS3A24157

SCDS208B - JUNE 2007 - REVISED OCTOBER 2016

TS3A24157 0.65-Ω 2-Channel SPDT Analog Switch 2-Channel 2:1 Multiplexer and Demultiplexer

Features

- Specified Break-Before-Make Switching
- Low ON-State Resistance (0.65-Ω Maximum)
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion
- 1.65-V to 3.6-V Single-Supply Operation
- **Bidirectional Signal Paths**
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)

Applications

- Cell Phones
- **PDAs**
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data Acquisition Systems
- Communication Circuits
- Modems
- Hard Drives
- Computer Peripherals
- Wireless Terminals and Peripherals

3 Description


The TS3A24157 is a bidirectional, 2-channel, singlepole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 3.6 V. The device offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature, to prevent signal distortion during the transfer of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance and consumes very-low power. These features make this device suitable for portable audio applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
T02A2A457	UQFN (10)	1.50 mm × 2.00 mm
TS3A24157	VSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1	Features 1	8.3 Feature Description14
2	Applications 1	8.4 Device Functional Modes14
3	Description 1	9 Application and Implementation 15
4	Revision History2	9.1 Application Information15
5	Pin Configuration and Functions3	9.2 Typical Application 15
6	Specifications4	10 Power Supply Recommendations 16
•	6.1 Absolute Maximum Ratings	11 Layout 16
	6.2 ESD Ratings	11.1 Layout Guidelines 16
	6.3 Recommended Operating Conditions	11.2 Layout Example 16
	6.4 Thermal Information	12 Device and Documentation Support 17
	6.5 Electrical Characteristics: 3-V Supply5	12.1 Device Support
	6.6 Electrical Characteristics: 2.5-V Supply	12.2 Documentation Support
	6.7 Electrical Characteristics: 1.8-V Supply	12.3 Receiving Notification of Documentation Updates 18
	6.8 Typical Characteristics8	12.4 Community Resources
7	Parameter Measurement Information 10	12.5 Trademarks
8	Detailed Description	12.6 Electrostatic Discharge Caution
•	8.1 Overview	12.7 Glossary
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (September 2007) to Revision B


Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	1
•	Deleted Ordering Information table; see POA at the end of the data sheet	1
•	Deleted Summary of Characteristics table	1
•	Changed V ₊ pin name to VCC	3
•	Added Thermal Information table	4

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

	PIN		DESCRIPTION	
NO.	NAME	I/O	DESCRIPTION	
1	NC1	I/O	Normally closed signal path	
2	NO1	I/O	Normally open signal path	
3	NC2	I/O	Normally closed signal path	
4	NO2	I/O	Normally open signal path	
5	GND	_	Ground	
6	COM2	I/O	Common signal path	
7	IN2	I	Digital control to connect COM2 to NO2 or NC2	
8	IN1	I	Digital control to connect COM1 to NO1 or NC1	
9	COM1	I/O	Common signal path	
10	VCC	_	Power supply	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MII	N MAX	UNIT
Supply voltage		-0.	5 3.6	V
Analog signal voltage (4)		-0.	5 V _{CC} + 0.5	V
Digital input voltage		-0.	5 3.6	V
Analog port diode current	V_{NC} , V_{NO} , $V_{COM} < 0$	-50	50	mA
ON-state switch current	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{CC}	-30	0 300	mA
ON-state peak switch current ⁽⁵⁾	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_{CC}	-50	0 500	mA
Digital input clamp current	V _{IN} < 0	-50)	mA
Continuous current through VCC			100	mA
Continuous current through GND		-10	0	mA
Storage temperature, T _{stg}		-68	5 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (4) This value is limited to 5.5 V (maximum).
- (5) Pulse at 1-ms duration < 10% duty cycle.

6.2 ESD Ratings

			VALUE	UNIT
V	Floatroototic disabores	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		1.65	3.6	V
V_{NC}		NC1, NC2	0	V_{CC}	
V_{NO}	Analog signal voltage	NO1, NO2	0	V_{CC}	V
V_{COM}		COM1, COM2	0	V _{CC}	
V_{IN}	Digital input voltage		0	V_{CC}	V

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TS3A		
		DGS (VSSOP)	RSE (UQFN)	UNIT
		10 PINS	10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	188.5	160.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	76.5	77.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	108.2	82.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.3	4.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	106.8	82.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics: 3-V Supply

 $V_{CC} = 3 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG S	SWITCH							
	D 1 011 11	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_{CC}, V_{CC} = 2$	2.7 V.	T _A = 25°C		0.5	0.65	
r _{PEAK}	Peak ON resistance			-40°C ≤ T _A ≤ 85°C			0.75	Ω
		V_{NC} or $V_{NO} = 2 \text{ V}, V_{CC} = 2.7 \text{ V},$		T _A = 25°C		0.45	0.6	
r _{ON}	ON-state resistance	$I_{COM} = -100$ mA, Switch ON, Second	ee Figure 10	-40°C ≤ T _A ≤ 85°C			0.65	Ω
	ON-state resistance match	V_{NC} or $V_{NO} = 2 \text{ V or } 0.8 \text{ V}, V_{CC}$	= 2 7 V	T _A = 25°C		0.05	0.07	
Δr_{ON}	between channels	$I_{COM} = -100$ mA, Switch ON, Se		-40°C ≤ T _A ≤ 85°C			0.08	Ω
			$0 \le (V_{NC} \text{ or } V_{NO}) \le V_{NC}$	V _{CC}		0.025		
r _{ON(FLAT)}	ON-state resistance flatness	$V_{CC} = 2.7 \text{ V}, I_{COM} = -100 \text{ mA},$ Switch ON, See Figure 10	V _{NC} or V _{NO} =	T _A = 25°C		0.01	0.04	Ω
,		Switch ON, See Figure 10	-40°C ≤ T _A ≤ 85°C			0.1	1	
	NC and NO OFF lookage	V_{NC} or $V_{NO} = 1$ V and $V_{COM} = 3$	V, or	T _A = 25°C	-50		50	
I _{NC(OFF)} , I _{NO(OFF)}	NC and NO OFF leakage current	V_{NC} or $V_{NO} = 3$ V and $V_{COM} = 1$	V;	-40°C ≤ T _A ≤ 85°C	-250		250	nA
		V _{CC} = 3.6 V, Switch OFF, See					50	
I _{NC(ON)} , I _{NO(ON)}	NC and NO ON leakage current	V_{NC} or V_{NO} = 1 V or 3 V, V_{COM} V_{CC} = 3.6 V, Switch ON, See F		$T_{A} = 25^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$	-50 -400		400	nA
-NO(ON)								
I _{COM(ON)}	COM ON leakage current	V_{NC} or V_{NO} = Open, V_{COM} = 1 \ V_{CC} = 3.6 V, Switch ON, See F		$T_{A} = 25^{\circ}C$ $-40^{\circ}C \le T_{A} \le 85^{\circ}C$	-50 -400		50 400	nA
DICITAL	CONTROL INDUTE (ING. IND.)(1)	V _{CC} = 0.0 V, Gillion 614, 600 T	19410 12	-40°C ≤ I _A ≤ 85°C	-400		400	
	CONTROL INPUTS (IN1, IN2)(1)	0.7.V.s.V. < 0.0.V. 4000 < T	< 0.500		4.4			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V _{IH}	Input logic high	$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}, -40^{\circ}\text{C} \le \text{T}$			1.4		0.5	V
V _{IL}	Input logic low	$2.7 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}, -40^{\circ}\text{C} \le \text{T}$	A S 85°C	T 0500			0.5	V
$I_{\rm IH},\ I_{\rm IL}$	$_{H}$, I_{IL} Input leakage current $V_{IN} = 3.6 \text{ V or GND}$, $V_{CC} = 0.00 \text{ V}$		= 3.6 V	T _A = 25°C	-50 450	5	50	nA
DVALANIO		-40°C ≤ T _A ≤ 85°C		-150		150		
DYNAMIC			V 2.V.T 050	0			٥٢	
t _{ON}	Turnon time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$, $C_L = 35 pF$, See Figure 14	$V_{CC} = 3 \text{ V}, T_A = 25^{\circ}$			20	35	ns
		OL = 30 pr , Occ rigure 14		$T_A = 40^{\circ}C \le T_A \le 85^{\circ}C$		40	40	
t _{OFF}	Turnoff time	$V_{COM} = V_{CC}$, $R_L = 50 \Omega$, $C_L = 35 pF$, See Figure 14	$V_{CC} = 3 \text{ V}, T_A = 25^{\circ}$			12	25	ns
		OL = 30 pr , Occ rigure 14		$T_A = 40^{\circ}C \le T_A \le 85^{\circ}C$			30	
t _{BBM}	Break-before-make time	$V_{NC} = V_{NO} = V_{CC}$, $R_L = 50 \Omega$, $C_L = 35 \text{ pF}$, See Figure 15	$V_{CC} = 3 \text{ V}, T_A = 25^{\circ}$		1	10	25	ns
	01			$T_A = 40^{\circ}C \le T_A \le 85^{\circ}C$	0.5	0.75	30	
Q _C	Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1$ nF,	See Figure 19			8.75		pC
$C_{NC(OFF)}$, $C_{NO(OFF)}$	NC and NO OFF capacitance	$(V_{NC} \text{ or } V_{NO}) = V_{CC} \text{ or GND, Sv}$	vitch OFF, See Figure	e 13		50		pF
C _{NC(ON)} , C _{NO(ON)}	NC and NO ON capacitance	$(V_{NC} \text{ or } V_{NO}) = V_{CC} \text{ or GND, Sw}$	vitch ON, See Figure	13		140		pF
C _{COM(ON)}	COM ON capacitance	V _{COM} = V _{CC} or GND, Switch ON, See Figure 13				140		pF
Cı	Digital input capacitance	V _{IN} = V _{CC} or GND, See Figure 13			2		pF	
BW	Bandwidth	R_L = 50 Ω , Switch ON, See Figure 16				50		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, $f = 1 MHz$, See Figure 17				-72		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 1 MHz$, See Figure 18				-72		dB
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 pF$, $f = 20 Hz$ to 20 kHz, See Figure 20			0.005%			
SUPPLY		•						
_				T _A = 25°C		15	200	
I _{CC}	Positive supply current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 3.6 \text{ V}$		-40°C ≤ T _A ≤ 85°C			1200	nA

⁽¹⁾ All unused digital inputs of the device must be held at V_{CC}or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.



6.6 Electrical Characteristics: 2.5-V Supply

 $V_{CC} = 2.5 \text{ V}, T_A = 25^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG	SWITCH			<u> </u>				
_	Deels ON seedstands	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, V_{CC} = 2.3 \text{ V},$		T _A = 25°C		0.55	0.75	0
r _{PEAK}	Peak ON resistance		I _{COM} = -8 mA, Switch ON, See Figure 10				0.9	Ω
_	ON state registance	V_{NO} or $V_{NC} = 1.8 \text{ V}$, $V_{CC} = 2.3 \text{ V}$	V,	T _A = 25°C		0.56	0.75	0
r _{ON}	ON-state resistance	$I_{COM} = -8$ mA, Switch ON, See		-40°C ≤ T _A ≤ 85°C			0.85	Ω
۸	ON-state resistance match	V_{NO} or $V_{NC} = 1.8 \text{ V or } 0.8 \text{ V}, V_{O}$	_{CC} = 2.3 V,	T _A = 25°C		0.1	0.15	
Δr_{ON}	between channels	$I_{COM} = -8$ mA, Switch ON, See		-40°C ≤ T _A ≤ 85°C			0.15	Ω
			$0 \le (V_{NO} \text{ or } V_{NC}) \le 0$	V _{cc}		0.1	0.15	
r _{ON(FLAT)}	ON-state resistance flatness	$V_{CC} = 2.3 \text{ V}, I_{COM} = -8 \text{ mA},$ Switch ON, See Figure 10	V _{NO} or V _{NC} =	T _A = 25°C			0.17	Ω
		0.01/	-40°C ≤ T _A ≤ 85°C			0.2		
harass	NC and NO OFF leakage	V_{NC} or $V_{NO} = 0.5$ V and $V_{COM} =$		T _A = 25°C	-50		50	
I _{NC(OFF)} , I _{NO(OFF)}	current	V_{NC} or V_{NO} = 2.2 V and V_{COM} = V_{CC} = 2.7 V, Switch OFF, See		-40°C ≤ T _A ≤ 85°C	-250		250	nA
I _{NC(ON)} ,		V_{NC} or $V_{NO} = 0.5 \text{ V or } 2.2 \text{ V}, V_{O}$	COM = Open.	T _A = 25°C	-50		50	
I _{NO(ON)}	NC and NO ON leakage current	V _{CC} = 2.7 V, Switch ON, See F		-40°C ≤ T _A ≤ 85°C	-400		400	nA
		V_{NC} or V_{NO} = Open, V_{COM} = 0.5	5 V or 2 2 V	T _A = 25°C	-50		50	
I _{COM(ON)}	COM ON leakage current	$V_{CC} = 2.7 \text{ V, Switch ON, See F}$		-40°C ≤ T _A ≤ 85°C	-400		400	nA
DIGITAL C	CONTROL INPUTS (IN1, IN2)(1)						ļ	
V _{IH}	Input logic high	$2.3 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}, -40^{\circ}\text{C} \le \text{T}$	$2.3 \text{ V} \le \text{V}_{CC} \le 2.7 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$		1.25			V
V _{IL}	Input logic low	2.3 V ≤ V _{CC} ≤ 2.7 V, −40°C ≤ T	A ≤ 85°C				0.5	V
				T _A = 25°C	-50		50	
I _{IH} , I _{IL}	Input leakage current	$V_{IN} = 2.7 \text{ V or GND}, V_{CC} = 2.7$	V	-40°C ≤ T _A ≤ 85°C	-50		50	nA
DYNAMIC		1		1				
	-	$V_{COM} = V_{CC}, R_L = 50 \Omega,$	$V_{CC} = 2.5 \text{ V}, T_A = 2$	5°C		23	45	
t _{ON}	Turnon time	C _L = 35 pF, See Figure 14	2.3 V ≤ V _{CC} ≤ 2.7 V	', -40°C ≤ T _A ≤ 85°C			50	ns
		$V_{COM} = V_{CC}, R_L = 50 \Omega,$	$V_{CC} = 2.5 \text{ V}, T_A = 2$	5°C		17 27	27	
t _{OFF}	Turnoff time	C _L = 35 pF, See Figure 14	2.3 V ≤ V _{CC} ≤ 2.7 V	', -40°C ≤ T _A ≤ 85°C			30	ns
		$V_{NC} = V_{NO} = V_{CC}$, $R_L = 50 \Omega$,	$V_{CC} = 2.5 \text{ V}, T_A = 2$	5°C	2	14	30	
t _{BBM}	Break-before- make time	C _L = 35 pF, See Figure 15	2.3 V ≤ V _{CC} ≤ 2.7 V	', -40°C ≤ T _A ≤ 85°C	1		35	ns
Q _C	Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1$ nF,	See Figure 19			8		рС
C _{NC(OFF)} , C _{NO(OFF)}	NC and NO OFF capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, Swi	tch OFF, See Figure	13		50		pF
C _{NC(ON)} , C _{NO(ON)}	NC and NO ON capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, Swi	tch ON, See Figure 1	3		140		pF
C _{COM(ON)}	COM ON capacitance	V _{COM} = V _{CC} or GND, Switch ON, See Figure 13			140		pF	
Cı	Digital input capacitance	V _{IN} = V _{CC} or GND, See Figure 13			2		pF	
BW	Bandwidth	R_L = 50 Ω, Switch ON, See Figure 16				50		MHz
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, $f = 1 MHz$, See Figure 17			-	-72		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 1 MHz$, See Figure 18				-72		dB
THD	Total harmonic distortion	$R_L = 600 \Omega, C_L = 50 pF, f = 20$	Hz to 20 kHz, See Fi	gure 20	(0.006%		
SUPPLY		•						
	Don'the areas to	V V 0ND V 0 1		T _A = 25°C		10	150	^
Icc	Positive supply current	1 Vin = Vec Or GND Vec = 2.7 V	$V = V_{CC}$ or GND, $V_{CC} = 2.7 \text{ V}$					nΑ

⁽¹⁾ All unused digital inputs of the device must be held at V_{CC}or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.

Submit Documentation Feedback

Copyright © 2007–2016, Texas Instruments Incorporated



6.7 Electrical Characteristics: 1.8-V Supply


 $V_{CC} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
ANALOG :	SWITCH							
_	Dook ON registance	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, V_{CC} =$	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}, V_{CC} = 1.65 \text{ V},$		0.8		1.25	0
r _{PEAK}	Peak ON resistance	$I_{COM} = -2$ mA, Switch ON, Se		-40°C ≤ T _A ≤ 85°C			1.4	Ω
_	ON state registeres	V_{NO} or $V_{NC} = 1.5 \text{ V}$, $V_{CC} = 1.6 \text{ V}$	65 V,	T _A = 25°C	0.6		0.95	
r _{ON}	ON-state resistance	$I_{COM} = -2$ mA, Switch ON, Se		-40°C ≤ T _A ≤ 85°C			1	Ω
۸	ON-state resistance match	V _{NO} or V _{NC} = 0.6 V or 1.5 V, V	√ _{CC} = 1.65 V,	T _A = 25°C	0.1		0.15	
∆r _{ON}	between channels	$I_{COM} = -2$ mA, Switch ON, Se		-40°C ≤ T _A ≤ 85°C			0.15	Ω
			$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC}$			0.35	0.13	
r _{ON(FLAT)}	ON-state resistance flatness	$V_{CC} = 1.65 \text{ V}, I_{COM} = -2 \text{ mA},$ Switch ON, See Figure 10	V _{NO} or V _{NC} =	T _A = 25°C		0.05		Ω
		Switch Ort, Goo Figure 10	0.6 V or 1.5 V	-40°C ≤ T _A ≤ 85°C			0.2	
lucross:	NC and NO OFF leakage	V_{NC} or $V_{NO} = 0.3 \text{ V}$ and V_{COM}		T _A = 25°C	-50		50	
I _{NC(OFF)} , I _{NO(OFF)}	current	V_{NC} or V_{NO} = 1.65 V and V_{COI} V_{CC} = 1.65, Switch OFF, See	_M = 0.3 V; Figure 11	-40°C ≤ T _A ≤ 85°C	-250		250	nA
I _{NC(ON)} ,	NC and NO ON leakage	V_{NC} or $V_{NO} = 0.3 \text{ V or } 1.65 \text{ V}$,	V _{COM} = Open.	T _A = 25°C	-50		50	
I _{NO(ON)}	current	V _{CC} = 1.95 V, Switch ON, See		-40°C ≤ T _A ≤ 85°C	-400		400	nA
	00110111	V_{NC} or V_{NO} = Open, V_{COM} = 0	.3 V or 1.65 V.	T _A = 25°C	-50		50	
I _{COM(ON)}	COM ON leakage current	V _{CC} = 1.95 V, Switch ON, See		-40°C ≤ T _A ≤ 85°C	-400		400	nA
DIGITAL C	CONTROL INPUTS (IN1, IN2)(1)	1						
V _{IH}	Input logic high	1.65 V ≤ V _{CC} ≤ 1.95 V, –40°C	1.65 V ≤ V _{CC} ≤ 1.95 V, -40°C ≤ T _A ≤ 85°C		1			V
V _{IL}	Input logic low	1.65 V ≤ V _{CC} ≤ 1.95 V, -40°C	≤ T _A ≤ 85°C				0.4	V
				25°C		0	50	
I _{IH} , I _{IL}	Input leakage current	$V_{IN} = 1.95 \text{ V or GND}, V_{CC} = 1$.95 V	-40°C ≤ T _A ≤ 85°C			150	nA
DYNAMIC		1						
	Town on the c	$V_{COM} = V_{CC}, R_L = 50 \Omega,$	$V_{CC} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}$;		33	75	
t _{ON}	Turnon time	C _L = 35 pF, See Figure 14	1.65 V ≤ V _{CC} ≤ 1.95 V,	–40°C ≤ T _A ≤ 85°C			80	ns
	- ""	$V_{COM} = V_{CC}, R_L = 50 \Omega,$	$V_{CC} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}$;		24	35	
t _{OFF}	Turnoff time	C _L = 35 pF, See Figure 14	1.65 V ≤ V _{CC} ≤ 1.95 V,	-40°C ≤ T _A ≤ 85°C			40	ns
	5 11 () ;	$V_{NC} = V_{NO} = V_{CC}$, $R_L = 50 \Omega$,	$V_{CC} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}$;	2	20	40	
t _{BBM}	Break-before- make time	C _L = 35 pF, See Figure 15	1.65 V ≤ V _{CC} ≤ 1.95 V,	-40°C ≤ T _A ≤ 85°C	1		50	ns
Q _C	Charge injection	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_{L} = 1$ nF	, See Figure 19			4		рС
$C_{NC(OFF)}$, $C_{NO(OFF)}$	NC and NO OFF capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, Sv	vitch OFF, See Figure 13	3		50		pF
C _{NC(ON)} , C _{NO(ON)}	NC and NO ON capacitance	V_{NC} or $V_{NO} = V_{CC}$ or GND, Sv	vitch ON, See Figure 13			140		pF
C _{COM(ON)}	COM ON capacitance	V _{COM} = V _{CC} or GND, Switch ON, See Figure 13				140		pF
C _I	Digital input capacitance	$V_{IN} = V_{CC}$ or GND, See Figure 13			2		pF	
BW	Bandwidth	R_L = 50 Ω, Switch ON, See Figure 16			48		MHz	
O _{ISO}	OFF isolation	$R_L = 50 \Omega$, $f = 1 MHz$, See Figure 17				-73		dB
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $f = 1 MHz$, See Figure 18				-72		dB
THD	Total harmonic distortion	$R_L = 600 \Omega$, $C_L = 50 pF$, $f = 20$	0 Hz to 20 kHz, See Figu	ure 20		0.005%		
Supply					-	-		
	Desitive eventy everent	V V or CND V 4.05	- M	T _A = 25°C		10	100	~^
I _{CC}	Positive supply current	$V_{IN} = V_{CC}$ or GND, $V_{CC} = 1.95$) V	-40°C ≤ T _A ≤ 85°C			600	nA

⁽¹⁾ All unused digital inputs of the device must be held at V_{CC}or GND to ensure proper device operation. See *Implications of Slow or Floating CMOS Inputs*.




6.8 Typical Characteristics





Typical Characteristics (continued)



Submit Documentation Feedback



7 Parameter Measurement Information






Figure 10. ON-State Resistance



 $I_{NC(OFF)},\ I_{NC(PWROFF)},\ I_{NO(OFF)},\ I_{NO(PWROFF)},\ I_{COM(OFF)},\ I_{COM(PWROFF)}$

Figure 11. OFF-State Leakage Current




 $I_{COM(ON)}, I_{NC(ON)}, I_{NO(ON)}$

Figure 12. ON-State Leakage Current

Submit Documentation Feedback



Parameter Measurement Information (continued)




V_{BIAS}=V_{CC} or GND

 $V_I = V_{CC}$ or GND

Capacitance is measured at NC, NO, COM, and IN inputs during ON and OFF conditions.

 $C_{\mathsf{I}},\,C_{\mathsf{COM}(\mathsf{ON})},\,C_{\mathsf{NC}(\mathsf{OFF})},\,C_{\mathsf{NO}(\mathsf{OFF})},\,C_{\mathsf{NC}(\mathsf{ON})},\,C_{\mathsf{NO}(\mathsf{ON})}$

Figure 13. Capacitance




- (1) All input pulses are supplied by generators having the following characteristics:
 - PRR ≤ 10 MHz
 - $Z_O = 50 \Omega$
 - t_r < 5 ns
 - t_f < 5 ns
- (2) C_L includes probe and jig capacitance.

Figure 14. Turnon and Turnoff Time

Copyright © 2007–2016, Texas Instruments Incorporated



Parameter Measurement Information (continued)



- (1) All input pulses are supplied by generators having the following characteristics:
 - PRR ≤ 10 MHz
 - $Z_O = 50 \Omega$
 - t_r < 5 ns
 - t_f < 5 ns
- A. C_L includes probe and jig capacitance.

Figure 15. Break-Before-Make Time




Figure 16. Bandwidth




Figure 17. OFF Isolation

Channel OFF: NC to COM V_I = V_{CC} or GND

Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ωload) DC Bias = 350 mV

Submit Documentation Feedback



Parameter Measurement Information (continued)






Figure 18. Crosstalk



- (1) All input pulses are supplied by generators having the following characteristics:
 - PRR ≤ 10 MHz
 - Z_O = 50 Ω
 - t_r < 5 ns
 - $t_f < 5 \text{ ns}$
- (2) C_L includes probe and jig capacitance.

Figure 19. Charge Injection



(1) C_L includes probe and jig capacitance.

Figure 20. Total Harmonic Distortion

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

The TS3A24157 is a bidirectional, 2-channel, single-pole double-throw (SPDT) analog switch. This switch offers low ON-state resistance and excellent THD performance which makes it great for interfacing with an ADC.

8.2 Functional Block Diagram



8.3 Feature Description

The TS3A24157 is a bidirectional device that has two single-pole, double-throw switches. The two channels of the switch are controlled independently by two digital signals; one digital control for each single-pole, doublethrow switch.

8.4 Device Functional Modes

To allow signals to pass between the NC and COM pins you must set the digital control IN pin *Low* To allow signals to pass between the NO and COM pins you must set the digital control IN pin *High*

Table 1. Function Table

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

9.2 Typical Application




Figure 21. Typical Application Schematic

9.2.1 Design Requirements

The TS3A24157 can be properly operated without any external components.

When unused, pins COM, NC, and NO may be left floating.

Digital control pins IN must be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin.


9.2.2 Detailed Design Procedure

Ensure that all of the signals passing through the switch are within the ranges specified in *Recommended Operating Conditions* to ensure proper performance.



Typical Application (continued)

9.2.3 Application Curves



 V_{CC} = 2.7 V Figure 22. r_{ON} vs V_{COM}

10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute-maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence V_{CC} on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{CC} supply to other components. A 0.1- μ F capacitor, connected from VCC to GND, is adequate for most applications

11 Layout

11.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are placed as close to the device as possible. Use large ground planes where possible.

11.2 Layout Example




Figure 23. TS3A24157 Example Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

V_{COM} Voltage at COM.V_{NC} Voltage at NC.V_{NO} Voltage at NO.

r_{ON} Resistance between COM and NC or COM and NO ports when the channel is ON.

 r_{PEAK} Peak ON-state resistance over a specified voltage range. Δr_{ON} Difference of r_{ON} between channels in a specific device.

r_{ON(FLAT)} Difference between the maximum and minimum value of r_{ON} in a channel over the specified range

of conditions.

I_{NC(OFF)} Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF

state under worst-case input and output conditions.

 $I_{NC(PWROFF)}$ Leakage current measured at the NC port during the power-down condition ($V_{CC} = 0$).

I_{NO(OFF)} Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the

OFF state under worst-case input and output conditions.

 $I_{NO(PWROFF)}$ Leakage current measured at the NO port during the power-down condition ($V_{CC} = 0$).

I_{NC(ON)} Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON

state and the output (COM) open.

I_{NO(ON)} Leakage current measured at the NO port, with the corresponding channel (NO to COM) in the ON

state and the output (COM) open.

I_{COM(ON)} Leakage current measured at the COM port, with the corresponding channel (COM to NO or COM

to NC) in the ON state and the output (NC or NO) open.

 $I_{COM(PWROFF)}$ Leakage current measured at the COM port during the power-down condition ($V_{CC} = 0$).

V_{IH} Minimum input voltage for logic high for the control input (IN).

 V_{IL} Maximum input voltage for logic low for the control input (IN).

V_I Voltage at the control input (IN).

I_{IH}, I_{IL} Leakage current measured at the control input (IN).

ton Turnon time for the switch. This parameter is measured under the specified range of conditions and

by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or

NO) signal when the switch is turning ON.

t_{OFF} Turnoff time for the switch. This parameter is measured under the specified range of conditions and

by the propagation delay between the digital control (IN) signal and analog output (COM, NC, or

NO) signal when the switch is turning OFF.

t_{BBM} Break-before-make time. This parameter is measured under the specified range of conditions and

by the propagation delay between the output of two adjacent analog channels (NC and NO) when

the control signal changes state.

Q_c Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the

analog (NC, NO, or COM) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$, C_L is the

load capacitance and ΔV_{COM} is the change in analog output voltage.

C_{NC(OFF)} Capacitance at the NC port when the corresponding channel (NC to COM) is OFF.

C_{NO(OFF)} Capacitance at the NO port when the corresponding channel (NO to COM) is OFF.

Copyright © 2007–2016, Texas Instruments Incorporated



Device Support (continued)

C_{NC(ON)}
 Capacitance at the NC port when the corresponding channel (NC to COM) is ON.
 C_{NO(ON)}
 Capacitance at the NO port when the corresponding channel (NO to COM) is ON.

C_{COM(ON)} Capacitance at the COM port when the corresponding channel (COM to NC or COM to NO) is ON.

C_I Capacitance of control input (IN).

O_{ISO} OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in

dB in a specific frequency, with the corresponding channel (NC to COM or NO to COM) in the OFF

state.

X_{TALK} Crosstalk is a measurement of unwanted signal coupling from an ON channel to an OFF channel

(NC to NO or NO to NC). This is measured in a specific frequency and in dB.

BM Bandwidth of the switch. This is the frequency in which the gain of an ON channel is -3 dB below

the DC gain.

THD Total harmonic distortion describes the signal distortion caused by the analog switch. This is

defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to

the absolute magnitude of the fundamental harmonic.

 I_{CC} Static power-supply current with the control (IN) pin at V_{CC} or GND.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

Implications of Slow or Floating CMOS Inputs (SCBA004)

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

15-Apr-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TS3A24157DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JZO ~ JZR)	Samples
TS3A24157RSER	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JZO	Samples
TS3A24157RSERG4	ACTIVE	UQFN	RSE	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	JZO	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

15-Apr-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


ı	All difference are normal												
	Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TS3A24157DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
	TS3A24157RSER	UQFN	RSE	10	3000	179.0	8.4	1.75	2.25	0.65	4.0	8.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TS3A24157DGSR	VSSOP	DGS	10	2500	346.0	346.0	35.0	
TS3A24157RSER	UQFN	RSE	10	3000	203.0	203.0	35.0	




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
 C. QFN (Quad Flatpack No-Lead) package configuration.
 D. This package complies to JEDEC MO-288 variation UEFD.



RSE (R-PUQFN-N10)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DGS (S-PDSO-G10)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.