# MORNSUN®

# TDA51S485HC SOIC16 package isolated RS485 Transceiver

#### Features

- Ultra-small, ultra-thin, chip scale SOIC 16 package
- Compliant with TIA/EIA-485A standard
- Wide input supply range: 3 V to 5.5 V
- Integrated high-efficiency DC-DC converter with on-chip transformer; With overload and short-circuit protection
- I/O power supply range supports 3.3V and 5V microprocessors
- High isolation to 5000Vrms
- Bus-Pin ESD protection up to 6kV(HBM)/15kV(contact)
- Baud rate up to 500kbps
- High CMTI: ±150 kV (typical)
- · Nanosecond communication delay
- 1/8 unit load—up to 256 nodes on a bus
- Bus fail-safe
- · Bus driver short circuit protection
- Industrial operating ambient temperature range: -40<sup>°</sup>C to +125<sup>°</sup>C

#### **Applications**

- Industrial Automation
- Building Automation
- Smart Electricity Meter
- Remote Signal Interaction, Transmission

### **Functional Description**

TDA51S485HC is a half-duplex enhanced transceiver designed for RS–485 data bus networks, which is fully compliant with TIA/EIA-485A standard and is suitable for data transmission of up to 500kbps. Receivers have an exceptionally high input impedance, which places only 1/8 of the standard load on a shared bus and up to 256 transceivers.

The reliability design of A and B pin is emphasized, including driver output over current protection and enhanced ESD design. The ESD protection level of A, B pin can be up to 15kV (Human Body Model).



MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 1 of 11 MORNSUN Guangzhou Science & Technology Co., Ltd. reserves the copyright and right of final interpretation



Package

# Contents

1	Home	2	1
	1.1	Feature and Package	1
	1.2	Applications	1
		Functional Description	
2	Pin C	onnection and Description	2
3	IC Re	elated Parameters	3
	3.1	Absolute Maximum Rating	3
	3.2	Recommended Operating Conditions	3
	3.3	Electrical Characteristics	4

	3.4	Transmission Information	5
		Physical Information	
4		Circuits	
5	Produ	ct Working Description	7
		cation Circuit	
7	Sugge	estions for Power Supply	7
8		Information	
9	Packa	ge Information	9
10	Таре	& Reel Information	10

T1

DCDC

Secondary Side

Signal Transceiver

VISO

GND<sub>2</sub>

**Internal Block** 

Vcc

RXD RE

DE


TXD

GND

DCDC

Primary Side

Signal Isolation



Note: All GND<sub>1</sub> pins are internally connected. All GND<sub>2</sub> pins are internally connected.

# **Function Table**

Letter	Description
Н	High-Level
L	Low-Level
X	Unrelated
Z	High Impedance

Table 1. Driver Function table						
TXD	DE -	Output				
I XD		A	В			
н	н	н	L			
L	н	L	н			
×	L	Z	Z			
×	OPEN	Z	Z			
OPEN	н	н	L			
Х	Х	Z	Z			

# Table 2. Receiver Function table

Difference input VID = (VA – VB)	RE	RXD
$-0.02 V \leqslant V$ ID	L	н
-0.2 V < VID < -0.02V	L	Uncertain
$V$ ID $\leqslant$ -0.2 V	L	L
X	н	Z
X	Open	Z
Open	L	Н

**MORNSUN**<sup>®</sup>

MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 2 of 11

Short	L	н
Idle(terminYted) bus	L	Н

# Note:

①RE=High when driving.

②DE=Low when receiving.

# Pin Descriptions

Pin Number	Pin Name	Pin Functions
1	Vcc	Power supply. By using 0.1uF and 10uF ceramic capacitance ground(GND1).
2	GND1	Ground(Logic side).
3	RXD	Receiver output pin.
4	RE	Receiver enable input. When $\overline{RE}$ is low, if $(A - B) \ge -20$ mV, then RXD = high. if $(A - B) \le -200$ mV, then RXD = low.
5	DE	Driver enable input. When DE is high, outputs are enabled. When DE is low, outputs are high impedance. Drive DE low and $\overrightarrow{RE}$ high to enter shutdown mode.
6	TXD	Driver input pin.
7	GND1	Ground(Logic side).
8	GND1	Ground(Logic side).
9	GND <sub>2</sub>	Ground (Bus Side).
10	SEL <sup>1</sup>	V <sub>ISO</sub> selection pin.
11	NC	No Connect.
12	A	RS485 Bus A Line.
13	В	RS485 Bus B Line.
14	NC	No Connect.
15	GND <sub>2</sub>	Ground (Bus Side).
16	V <sub>ISO</sub>	Insulation power output. By using 0.1uF and 10uF ceramic capacitance ground(GND <sub>2</sub> ).

Note: When SEL at VIso, VIso=5V; When SEL at GND2 or floating, VIso=3.3V; When Vcc=3.3V, SEL must at GND2 or floating; When vcc=5V, SEL is not restricted.

Absolute Maximum Ratings

General test conditions: Free-air, normal operating temperature range (Unless otherwise specified).

Unit		
-0.5V to +6V		
-0.5V to V <sub>CC</sub> +0.5V		
-20mA to +20mA		
< 150°C		
-40°C to +125°C		
-65°C to +150°C		

Important: Exposure to absolute maximum rated conditions for an extended period may severely affect the device reliability, and stress levels exceeding the "Absolute Maximum Ratings" may result in permanent damage. Maximum voltage must not exceed 6 V.

# **Recommended Operating Conditions**

Symbol	<b>Recommended Operating Conditions</b>	Min.	Тур.	Max.	Unit
Vcc	Supply voltage	3	3.3	5.5	
VI	A, B pin Voltage	-7		12	
V <sub>ID</sub>	Differential input voltage	-12		12	V
ViH	High-level input voltage	2			
VIL	Low-level input voltage			0.8	
TA	Operating temperature range	-40	25	125	°C
DR	Signaling rate			500	kbps

**MORNSUN®** 

MORNSUN Guangzhou Science & Technology Co., Ltd.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Driver						
		No load, SEL at low or floating.	3.09	3.35	3.62	V
V <sub>OD</sub>	Differential drive output	No load, SEL at high	4.50	5.07	5.43	V
V OD		R∟=54Ω, Figure 7, SEL at low or floating.	1.17	1.4		V
		$R_{L}$ =54 $\Omega$ , Figure 7, SEL at high	1.9	2.5		V
V <sub>OD3</sub>	Differential driver(With load) output	$V_{test}$ = -7V to 12V, Figure6	1	1.4		V
$\Delta V_{\text{OD}}$	Δ V <sub>OD</sub>   for complementary output states	R∟=54Ω, Figure 7	-0.2		0.2	V
Voc	Common-Mode output voltage	$R_L$ =54 $\Omega$ , or $R_L$ =100 $\Omega$ Figure 7	1		3	V
ΔVoc	Δ V <sub>oc</sub>   for complementary output states	$R_L{=}54\Omega,$ or $R_L{=}100\Omega$ Figure 7			0.2	V
VIH	High input threshold voltage	TXD, DE, RE	2			V
VIL	Low input threshold voltage	TXD, DE, RE			0.8	V
IL	Input leakage current	TXD, DE, RE=0 or 1	-20		20	uA
l <sub>oz</sub>	High-impedance output leakage	DE=0, RE=0,V <sub>CC</sub> =0 or 5V,V <sub>IN</sub> =12V		60	100	uA
-02	current	DE=0, RE=0, $V_{CC}$ =0 or 5V, $V_{IN}$ =-7V	-100	-60		
I <sub>OS1</sub>	Output short-circuit current(V <sub>0</sub> =HIGH)	DE= RE=1, TXD=1, V <sub>A</sub> =-7 V, V <sub>B</sub> =12 V	29	44	62	mA
I <sub>OS2</sub>	Output short-circuit current(V <sub>0</sub> =LOW)	DE= RE=1, TXD=0, V <sub>A</sub> =-7 V, V <sub>B</sub> =12 V	29	44	62	mA
CMTI	Common mode transient immunity	$V_{CM}$ = 1200V; Figure 12	100	150		kV/µS
Cı	Input capacitance	$V_1 = V_{CC}/2 + 0.4 \times sin(2\pi ft),$ f = 1 MHz, $V_{CC} = 5 V$		2		pF
Receiver						
VIT(+)	Positive differential input threshold voltage	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$		-100	-20	mV
VIT(-)	Negative differential input threshold voltage	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$	-200	-130		mV
Vhys	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )	$-7 \text{ V} \le \text{V}_{\text{CM}} \le +12 \text{ V}$		30		mV
Vон	RXD output high voltage	$I_{OUT} = 4 \text{ mA}, V_A - V_B = 0.2 \text{ V}$	Vcc - 0.4	Vcc - 0.2		V
Vol	RXD output low voltage	$I_{OUT}$ = -4 mA, $V_A$ - $V_B$ = -0.2 V		0.2	0.4	V
		$V_A$ or $V_B$ =12V, other pins connect to 0V		0.04	0.1	
I,	Bus input current	V <sub>A</sub> or V <sub>B</sub> =12V, power off , other pins connect to 0V		0.06	0.13	mA
1		$V_A$ or $V_B$ =-7V, other pins connect to 0V	-0.1	-0.04		ШA
		$V_A$ or $V_B$ =-7V, power off , other pins connect to 0V	-0.1	-0.03		
I <sub>IH</sub>	Input high voltage leakage current (RE)	V <sub>IH</sub> =2V			20	uA
IIL	Input low voltage leakage current (RE)	V <sub>IH</sub> =0.8V	-20			uA
RID	Differential input resistance(A, B)	$-7 \text{ V} \leq \text{V}_{\text{CM}} \leq +12 \text{ V}$	384	430	478	kΩ
Ср	Differential input capacitance	f = 1.5  MHz, Vpp=1V Sin Signal, measure $C_D$		7		pF
Cı	Input to ground capacitance	$V_{I} = 0.4 \times \sin (2\pi ft), f = 1MHz$		2		pF
Power supply	and safeguard characteristic					
Ma	Isolated power supply output	$V_{\text{CC}}\text{=}5\text{V},$ no load, SEL=0 or floating	3.17	3.35	3.53	V
Viso	voltage	V <sub>CC</sub> =5V, no load, SEL=1	4.50	5.07	5.43	V
		No load, V <sub>CC</sub> =3.3V, RE=0, DE=1, DI=0, SEL=0	10	15	19	
lcc	Logic side supply current	No load, V <sub>CC</sub> =5.0V, RE=0, DE=1, DI=0, SEL=0	9	13	17	mA
100		No load, V <sub>cc</sub> =5.0V, RE=0, DE=1, DI=0, SEL=1	13	17	21	
		A, B with 54 $\Omega$ load, V <sub>cc</sub> =3.3V,	62	69	76	

**MORNSUN®** 

MORNSUN Guangzhou Science & Technology Co., Ltd.

R <sub>IO</sub>	Insulate impedance		1			GΩ
V <sub>IO</sub>	Insulate voltage				5000	Vrms
	Contact	A, B to GND <sub>2</sub>			±15	kV
ESD		Other pin			±6	kV
505	HBM	A, B to GND <sub>2</sub>			±8	kV
		A, B to GND <sub>1</sub>			±6	kV
		A, B with 120Ω load, V <sub>CC</sub> =5V, RE=0, DE=1, DI=0, SEL=1	69	68	72	
		A, B with 120Ω load, V <sub>CC</sub> =5V, RE=0, DE=1, DI=0, SEL=0	32	36	40	
		A, B with 120Ω load, V <sub>CC</sub> =3.3V, RE=0, DE=1, DI=0, SEL=0	45	50	55	
		A, B with 100Ω load, V <sub>CC</sub> =5V, RE=0, DE=1, DI=0, SEL=1	69	74	79	
		A, B with 100Ω load, V <sub>CC</sub> =5V, RE=0, DE=1, DI=0, SEL=0	43	48	53	
		A, B with 100Ω load, V <sub>CC</sub> =3.3V, RE=0, DE=1, DI=0, SEL=0	50	55	60	
		A, B with 54Ω load, V <sub>cc</sub> =5V, RE=0, DE=1, DI=0, SEL=1	90	96	102	
		A, B with 54Ω load, V <sub>CC</sub> =5V, RE=0, DE=1, DI=0, SEL=0	45	49	53	
		RE=0, DE=1, DI=0, SEL=0				

# Transmission Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Maximum data rate	Duty 40% ~ 60%			500	kbps
Tphl, Tplh	Driver propagation delay			16	48	ns
TPHL-TPLH	Driver skew (  T <sub>PHL</sub> - T <sub>PLH</sub>   )			3	12.5	ns
T <sub>R</sub> , T <sub>F</sub>	Driver rise/fall time	$R_{\text{Diff}}=54\Omega$ ,		12	25	ns
t <sub>PZH</sub> / t <sub>PZL</sub>	Driver off enable propagation delay	- C <sub>L1</sub> =C <sub>L2</sub> =50pF Figure 8 Figure 11		28	90	ns
t <sub>PZH</sub> / t <sub>PZL</sub>	Driver on enable propagation delay			28	90	ns
Tphl, Tplh	Receiver propagation delay			80	165	ns
TPHL-TPLH	Receiver skew (  T <sub>PLH</sub> - T <sub>PHL</sub>   )	$C_{L} = 15 pF Figure 9$		15	30	ns
T <sub>R</sub> , T <sub>F</sub>	Bus rise/fall time			2.5	4	ns
t <sub>PLH</sub>	Receiver off enable propagation delay	R <sub>Diff</sub> =54Ω , C <sub>L1</sub> =C <sub>L2</sub> =50pF		28	90	us
t <sub>PHL</sub>	Receiver enable propagation delay	Figure 9 Figure 10		43	52	us

# **Physical Specifications**

Parameters	Value	Unit
Weight	0.4(Typ. )	g

**MORNSUN®** 

MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 5 of 11

Note: Testing the condition burden capacitance including test to stretch forward and testing fixture parasitic capacitance. Testing semaphore upswing and droop to follow < 6nS, frequency100kHz, duty50%. resistance ZO = 54Ω.





Figure 6. Driver test circuit, VOD with common-mode loading






Figure 7. Driver test circuit





Figure 8. Drive propagation delay test circuit and wave forms







Figure 9. Receiver propagation delay test circuit and wave forms










Figure 10. Receiver enable and off time test circuit












MORNSUN Guangzhou Science & Technology Co., Ltd.





# **Detailed Description**

TDA51S485HC is a semi-duplex enhanced RS485 isolated transceiver with isolated power supply. In addition to an isolated power supply, each transceiver contains a drive and a receiver. The transceiver has a standby bus failure protection function to ensure that the receiver output is high when the receiver input is open, short, or when the bus is idle. The whole machine can monitor the overall working state of the module and limit the output high current, so as to prevent the bus overload or short circuit from causing non-recoverable damage to the transceiver.

Bus failure protection: In general, when -200mV < A - B < +50mV, the bus receiver will be in an indeterminate state. This phenomenon occurs when the bus is idle. Bus failure protection ensures that the receiver outputs a high level when the receiver input is open, short, or when the bus access port matches the resistance. TDA51S485HC receiver threshold voltage is relatively accurate, and the threshold voltage to the reference ground has a margin of at least +50mV, which can ensure that even if the bus differential voltage is 0V, the receiver output level is high, and meets the requirements of EIA/TIA-485 standard -200mV to +50mV.

The bus load capacity (256 point) : standard RS485 receiver input impedance is defined as 12 kΩ (unit load). A standard RS485 driver can drive at least 32 load units. TDA51S485HC bus receiver designed by 1/8 unit load, the input impedance is greater than 96 kΩ. As a result, the bus allows access to more transceivers (up to 256). TDA51S485HC can also be mixed with the standard RS485 transceiver with 32 unit loads (cumulative receiver load cannot exceed 32 units).

Drive output protection: TDA51S485HC avoids high output current and power consumption due to failures or bus collisions by two mechanisms, First overcurrent protection which provides fast short circuit protection throughout the common die range Second the thermal turn-off circuit forces the driver output into a low level when the core temperature exceeds the overtemperature reading value (typical value of 160°C).

#### **Application Circuit**




Figure 13. The typical model applies telephone

**MORNSUN®** 

MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 7 of 11




Figure14. Type PCB layout

#### PCB Design Instructions

1. The decoupling capacitors and energy storage capacitor of VCC and GND1, VISO and GND2 should be placed as close the chip pins as possible to the chip pins to reduce loop area and parasitic inductance of PCB traces. General control should be within 2mm. The decoupling capacitor is placed close the chip, and the energy storage capacitor is placed outside. As shown in Figre14-1.






Figure14-1

2. The power line width should be designed at least 0.5mm when wiring.

3. When it is necessary to place vias in the power supply line and the ground wire, the position of the vias should be placed on the outside of the capacitor relative to the chip pins ,rather than between the capacitor and the chip, as shown in the figure 14-2 below to reduce the number of vias effect of parasitic inductance.



Not recommended




Recommend

Figure14-2



MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 8 of 11



#### Figure 15. Port protection circuit for harsh environments

# Recommended components and values:

Component	Recommended part, value	Component	Recommended part, value
R3	1ΜΩ	R1, R2	2.7Ω/2W
C1	1nF, 2kV	D1, D2	1N4007
T1	ACM2520-301-2P	D3	SMBJ8.5CA
GDT	B3D090L	Rterminal	120 Ω

As the modules internal A / B lines come with its own ESD protection, which generally satisfy most application environments without the need for additional ESD protection devices. For harsh and noisy application environments such as motors, high voltage/current switches, lightning and similar however, we recommended that the user protects the module' s A / B lines with additional measures and external components such as TVS tube, common mode inductors, Gas discharge tube, shielded twisted pair of wires with the same single network Earth point. Figure 15 shows our recommended circuit diagram for such type of applications with components and values given in the table above. This recommendation is for reference only and may have to be adapted accordingly with appropriate component values in order to match the actual situation and application. Note: Select the R<sub>terminal</sub> according to the actual application.

#### Using Suggests

To maintain A - B bus idle stability, we need at least one node will pull up A to  $V_{ISOIN}$  and drop down B to GND2 on the bus. Overall network at the same time pull up and drop down resistance of the parallel value must around  $380\Omega$  to  $420\Omega(0.2W)$ .

# Ordering Information


Part number	Package	Number of pins	Product marking	Tape & Reel
TDA51S485HC	SOIC	16	TDA51S485HC	1K/REEL



MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 9 of 11

THIRD ANGLE PROJECTION






101		SOIC-16	2)			
Mark	Dimensi	on(mm)	Dimension(inch)			
	Min	Max	Min	Max		
A	2.35	2.65	0.093	0.104		
A1	0.10	0.30	0.004	0.012		
A2	2.25	2.35	0.089	0.093		
D	10.2	10.4	0.402	0.409		
E	7.4	7.6	0.291	0.299		
E1	10.1	10.5	0.340	0.413		
L	0.55	0.85	0.022	0.033		
b	0.35	0.43	0.014	0.017		
е	1.27	TYP	0.05TYP			
С	0.15	0.30	0.006	0.012		
θ	0°	8°	0°	<mark>8°</mark>		


**MORNSUN®** 

MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 10 of 11



The orientation of IC in tape



Device	Package Type	MPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	T (mm)	W (mm)	E (mm)	F (mm)	P1 (mm)	P0 (mm)	D0 (mm)	D1 (mm)
TDA51S485HC	SOIC-16	1000	330.0	24.4	$10.8 \pm 0.2$	10.7 ± 0.2	2.9 ± 0.2	0.3 ± 0.05	24.0 ± 0.3	1.75 ± 0.1	$10.5 \pm 0.1$	12.0 ± 0.1	4.0 ± 0.1	1.5 ± 0.1	1.5 ± 0.1

# MORNSUN Guangzhou Science & Technology Co., Ltd.

Address: No. 5, Kehui St. 1, Kehui Development Center, Science Ave., Guangzhou Science City,Huangpu District, Guangzhou, P. R. ChinaTel: 86-20-38601850Fax: 86-20-38601272E-mail: info@mornsun.cnwww.mornsun-power.com



MORNSUN Guangzhou Science & Technology Co., Ltd.

2022.04.24-A/4 Page 11 of 11