### CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS071 - OCTOBER 2001

Function, Pinout, and Drive Compatible CY54FCT244T . . . D PACKAGE CY74FCT244T ... P, Q, OR SO PACKAGE With FCT and F Logic (TOP VIEW) Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions 20 VCC of Equivalent FCT Functions OE<sub>A</sub> [ 19 0EB DA<sub>0</sub> 2 Edge-Rate Control Circuitry for ОВ<sub>0</sub> 🛛 з 18 OA<sub>0</sub> Significantly Improved Noise DA1 🛛 4 DB0 17 **Characteristics** OB₁ 🛚 5 16 OA1 • Ioff Supports Partial-Power-Down Mode  $DA_2 \begin{bmatrix} 6 \\ 6 \end{bmatrix}$ 15 DB1 Operation OB<sub>2</sub> 7 14  $OA_2$ ESD Protection Exceeds JESD 22 DA3 🛛 8 13 2000-V Human-Body Model (A114-A) 12 OA3 OB3 🛛 9 200-V Machine Model (A115-A) 11 DB3 GND 🛛 10 1000-V Charged-Device Model (C101) **Matched Rise and Fall Times** CY54FCT244T . . . L PACKAGE Fully Compatible With TTL Input and (TOP VIEW) **Output Logic Levels** DA0 OEA OEB 0 B O CY54FCT244T 48-mA Output Sink Current 2 1 20 19 18 OA<sub>0</sub> 12-mA Output Source Current DA<sub>1</sub> OB<sub>1</sub>  $DB_0$ 5 17 CY74FCT244T  $DA_2$ OA<sub>1</sub> 6 16 64-mA Output Sink Current OB<sub>2</sub> 15 DB<sub>1</sub> 7 32-mA Output Source Current OA<sub>2</sub>  $DA_3$ 8 14 3-State Outputs 10 11 12 OA 3 DB 2 GND ë БВ

#### description

The 'FCT244T devices are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers, and bus-oriented transmitters/receivers. These devices provide speed and drive capabilities equivalent to their fastest bipolar logic counterparts, while reducing power consumption. The input and output voltage levels allow direct interface with TTL, NMOS, and CMOS devices without external components.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

#### CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS071 - OCTOBER 2001

		ORDERIN	G INFOR	MATION	
TA	PAC	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QSOP – Q	Tape and reel	3.6	CY74FCT244DTQCT	FCT244D
0°C to 70°C	SOIC – SO	Tube	3.6	CY74FCT244DTSOC	FCT244D
	5010 - 50	Tape and reel	3.6	CY74FCT244DTSOCT	FGT244D
	SOIC – SO	Tube	4.1	CY74FCT244CTSOC	FCT244C
	3010 - 30	Tape and reel	4.1	CY74FCT244CTSOCT	FC1244C
	QSOP – Q DIP – P		4.1	CY74FCT244CTQCT	FCT244C
			4.6	CY74FCT244ATPC	CY74FCT244ATPC
-40°C to 85°C	SOIC – SO	Tube	4.6	CY74FCT244ATSOC	FCT244A
-40 C 10 85 C	3010 - 30	Tape and reel	4.6	CY74FCT244ATSOCT	FG1244A
	QSOP – Q	Tape and reel	4.6	CY74FCT244ATQCT	FCT244A
	SOIC - SO	Tube	6.5	CY74FCT244TSOC	FCT244
	3010 - 30	Tape and reel	6.5	CY74FCT244TSOCT	FG1244
	QSOP – Q	Tape and reel	6.5	CY74FCT244TQCT	FCT244
	CDIP – D	Tube	4.6	CY54FCT244CTDMB	
	LCC – L	Tube	4.6	CY54FCT244CTLMB	
–55°C to 125°C	CDIP – D	Tube	5.1	CY54FCT244ATDMB	
-55°C 10 125°C	LCC – L	Tube	5.1	CY54FCT244ATLMB	
	CDIP – D	Tube	7	CY54FCT244TDMB	
	LCC – L	Tube	7	CY54FCT244TLMB	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


FUNCTION TABLE

	INPUTS		OUTPUT
OEA	OEB	D	0
L	L	L	L
L	L	н	н
н	Н	Х	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state



#### logic diagram (positive logic)



#### absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	-0.5	V to 7 V
DC input voltage range	-0.5	V to 7 V $\!\!\!$
DC output voltage range	-0.5	V to 7 V $$
DC output current (maximum sink current/pin)		120 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 1): P package		69°C/W
Q package		68°C/W
SO package		58°C/W
Ambient temperature range with power applied, T <sub>A</sub>	5°C t	o 135°C
Storage temperature range, T <sub>stg</sub> –6	5°C t	o 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.



# CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS SCCS071 - OCTOBER 2001

#### recommended operating conditions (see Note 2)

		CY	54FCT24	4T	CY7	4FCT24	1DT	CY	4T	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
VIH	High-level input voltage	2			2			2			V
VIL	Low-level input voltage			0.8			0.8			0.8	V
ЮН	High-level output current			-12			-32			-32	mA
IOL	Low-level output current			48			64			64	mA
ТА	Operating free-air temperature	-55		125	0		70	-40		85	°C

NOTE 2: All unused inputs of the device must be held at  $\mathsf{V}_{CC}$  or GND to ensure proper device operation.



### CY54FCT244T, CY74FCT244T **8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS

SCCS071 - OCTOBER 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEAT AGNIDITIO	NO	CY	54FCT24	14T	CY			
PARAMETER		TEST CONDITIO	NS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
M	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = -18 mA			-0.7	-1.2				V
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA						-0.7	-1.2	v
	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -12 mA		2.4	3.3					
Vон	V <sub>CC</sub> = 4.75 V	I <sub>OH</sub> = -32 mA					2			V
	VCC = 4.75 V	I <sub>OH</sub> = -15 mA					2.4	3.3		
Ve	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA			0.3	0.55				V
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 64 mA						0.3	0.55	v
V <sub>hys</sub>	All inputs				0.2			0.2		V
	V <sub>CC</sub> = 5.5 V,	$V_{IN} = V_{CC}$				5				
łį	V <sub>CC</sub> = 5.25 V,	$V_{IN} = V_{CC}$							5	μA
I	$V_{CC} = 5.5 V,$	V <sub>IN</sub> = 2.7 V				±1				μA
lΗ	$V_{CC} = 5.25 V,$	V <sub>IN</sub> = 2.7 V							±1	μА
1	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 0.5 V				±1				μA
۱L	$V_{CC} = 5.25 V,$	V <sub>IN</sub> = 0.5 V							±1	μА
	$V_{CC} = 5.5 V,$	V <sub>OUT</sub> = 2.7 V				10				μA
IOZH	$V_{CC} = 5.25 V,$	V <sub>OUT</sub> = 2.7 V							10	μА
107	$V_{CC} = 5.5 V,$	V <sub>OUT</sub> = 0.5 V				-10				μA
IOZL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V							-10	μΑ
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225				mA
1051	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V					-60	-120	-225	ШA
l <sub>off</sub>	$V_{CC} = 0 V,$	V <sub>OUT</sub> = 4.5 V				±1			±1	μΑ
	V <sub>CC</sub> = 5.5 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$		0.1	0.2				mA
ICC	V <sub>CC</sub> = 5.25 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 V$					0.1	0.2	ША
∆ICC		= 3.4 V <sup>§</sup> , f <sub>1</sub> = 0, Ou			0.5	2				mA
	$V_{CC}$ = 5.25 V, $V_{IN}$	$= 3.4 \text{ V}\$, f_1 = 0, O$	utputs open					0.5	2	
	V <sub>CC</sub> = 5.5 V, One Outputs open, OE	input switching at 5 h = OFR = GND	0% duty cycle,		0.06	0.12				
	$V_{IN} \le 0.2 \text{ V or } V_{IN}$				0.00	0.12				mA/
ICCD		$a = OE_B = GND,$	50% duty cycle,					0.06	0.12	MHz

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests,  $\mathsf{I}_{OS}$  tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at  $V_{CC}$  or GND

 $\P$  This parameter is derived for use in total power-supply calculations.



### **CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS

SCCS071 - OCTOBER 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETED	-			CY	54FCT24	4T	CY	74FCT24	4T	LINUT
PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	MIN	TYP†	MAX	UNIT
		One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	V <sub>CC</sub> = 5.5 V,	at 50% duty cycle	$V_{IN}$ = 3.4 V or GND		1	2.4				
	<u>Ou</u> tputs <u>op</u> en, OE <sub>A</sub> = OE <sub>B</sub> = GND	Eight bits switching			1.3	2.6				
IC#		at f <sub>1</sub> = 2.5 MHz at 50% duty cycle	$V_{IN}$ = 3.4 V or GND		3.3	10.6ll				~^
IC"		One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	mA
	V <sub>CC</sub> = 5.25 V,	at 50% duty cycle	$V_{IN}$ = 3.4 V or GND					1	2.4	
	$\frac{\text{Outputs open,}}{\text{OE}_{A}} = \overline{\text{OE}_{B}} = \text{GND}$	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$\begin{array}{l} V_{IN=0.2 \ V \ or} \\ V_{IN\geq V_{CC}-0.2 \ V} \end{array}$					1.3	2.6II	
		at $11 = 2.3$ with 2 at 50% duty cycle	$V_{IN}$ = 3.4 V or GND					3.3	10.6	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

<sup>#</sup>IC = I<sub>CC</sub> +  $\Delta$ I<sub>CC</sub> × D<sub>H</sub> × N<sub>T</sub> + I<sub>CCD</sub> (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

Where:

= Total supply current IC

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

fo = Clock frequency for registered devices, otherwise zero

= Input signal frequency f1

= Number of inputs changing at f1  $N_1$ 

All currents are in milliamperes and all frequencies are in megahertz.

I Values for these conditions are examples of the ICC formula.



### CY54FCT244T, CY74FCT244T **8-BIT BUFFERS/LINE DRIVERS** WITH 3-STATE OUTPUTS SCCS071 - OCTOBER 2001

### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY54FC	T244T	CY54FCT	244AT	CY54FCT	244CT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	о	1.5	7	1.5	5.1	1.5	4.6	ns
<sup>t</sup> PHL	D	0	1.5	7	1.5	5.1	1.5	4.6	115
<sup>t</sup> PZH	OE	о	1.5	8.5	1.5	6.5	1.5	6.5	
<sup>t</sup> PZL	UE	0	1.5	8.5	1.5	6.5	1.5	6.5	ns
<sup>t</sup> PHZ	ŌĒ	0	1.5	7.5	1.5	5.9	1.5	5.7	
<sup>t</sup> PLZ	UE	0	1.5	7.5	1.5	5.9	1.5	5.7	ns


#### switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T244T	CY74FC	C244AT	CY74FCT	244CT	CY74FCT	244DT	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	D	0	1.5	6.5	1.5	4.6	1.5	4.1	1.5	3.6		
<sup>t</sup> PHL	D	0	1.5	6.5	1.5	4.6	1.5	4.1	1.5	3.6	ns	
<sup>t</sup> PZH	OE	0	1.5	8	1.5	6.2	1.5	5.8	1.5	4.8	ns	
<sup>t</sup> PZL	OE	U	1.5	8	1.5	6.2	1.5	5.8	1.5	4.8		
<sup>t</sup> PHZ	OE	0	1.5	7	1.5	5.6	1.5	5.2	1.5	4	ns	
<sup>t</sup> PLZ	UE UE	0	0	1.5	7	1.5	5.6	1.5	5.2	1.5	4	115



### CY54FCT244T, CY74FCT244T 8-BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SCCS071 - OCTOBER 2001



PARAMETER MEASUREMENT INFORMATION

- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
     C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





17-Mar-2017

#### PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-9220301M2A	(1) ACTIVE	LCCC	FK	20	Qty 1	(2) TBD	(6) POST-PLATE	(3) N / A for Pkg Type	-55 to 125	(4/5) 5962- 9220301M2A CY54FCT 244TLMB	Samples
5962-9220301MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220301MR A CY54FCT244TDMB	Samples
5962-9220301MSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220301MS A CY54FCT244TW	Samples
5962-9220302M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9220302M2A CY54FCT 244ATLMB	Samples
5962-9220302MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220302MR A CY54FCT244ATDM B	Samples
5962-9220302MSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220302MS A CY54FCT244ATW	Samples
5962-9220303M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9220303M2A	Samples
5962-9220303MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220303MR A CY54FCT244CTDM B	Samples
CY54FCT244ATDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220302MR A CY54FCT244ATDM B	Samples
CY54FCT244ATLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9220302M2A CY54FCT 244ATLMB	Samples
CY54FCT244ATW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220302MS A	Samples



### PACKAGE OPTION ADDENDUM

17-Mar-2017

Orderable Device	Status	Package Type	•	Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)	_	Drawing		Qty	(2)	(6)	(3)		(4/5) CY54FCT244ATW	
CY54FCT244CTDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220303MR A CY54FCT244CTDM B	Sample
CY54FCT244TDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220301MR A CY54FCT244TDMB	Sample
CY54FCT244TLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9220301M2A CY54FCT 244TLMB	Sample
CY54FCT244TW	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9220301MS A CY54FCT244TW	Sample
CY74FCT244ATPC	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT244ATPC	Sample
CY74FCT244ATPCE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT244ATPC	Sample
CY74FCT244ATQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244A	Sample
CY74FCT244ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244A	Sample
CY74FCT244ATQCTG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244A	Sample
CY74FCT244ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244A	Sample
CY74FCT244ATSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244A	Sample
CY74FCT244ATSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244A	Sample
CY74FCT244ATSOCTE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244A	Sample
CY74FCT244CTQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244C	Sample
CY74FCT244CTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244C	Sample



17-Mar-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CY74FCT244DTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244D	Samples
CY74FCT244DTSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244D	Samples
CY74FCT244DTSOCTE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244D	Samples
CY74FCT244TQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT244	Samples
CY74FCT244TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244	Samples
CY74FCT244TSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244	Samples
CY74FCT244TSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT244	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

17-Mar-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT244ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT244CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244DTSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CY74FCT244TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT244TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

2-Sep-2015



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT244ATQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT244ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT244CTQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT244DTSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT244TQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT244TSOCT	SOIC	DW	20	2000	367.0	367.0	45.0

### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



### **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



## DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated