SCDS055K - MARCH 1998 - REVISED OCTOBER 2003

● Member of the Texas Instruments Widebus™ Family	DGG, DGV, O (TOP	P DL PA P VIEW)	CKAGE
<ul> <li>4-Ω Switch Connection Between Two Ports</li> </ul>	<u>а П.</u>	$\Box$	
<ul> <li>Rail-to-Rail Switching on Data I/O Ports</li> </ul>	S L 1 1A L 2	56 F	
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode</li> </ul>		55	1B1
Operation		E	1B2
•			2B1
Make-Before-Break Feature			2B2
<ul> <li>Internal 500-Ω Pulldown Resistors to</li> </ul>			3B1
Ground			GND
<ul> <li>Latch-Up Performance Exceeds 250 mA Per</li> </ul>			3B2
JESD 17			4B1
	5A [ 11		4B2
description/ordering information			5B1
The SN74CBTLV16292 is a 12-bit 1-of-2	6A [ 13		5B2
high-speed FET multiplexer/demultiplexer. The			6B1
low on-state resistance of the switch allows	7A [] 15		6B2
connections to be made with minimal propagation		L .	7B1
delay.			7B2
	8A   18		8B1
When the select (S) input is low, port A is	GND [ 19		GND
connected to port B1, and R <sub>INT</sub> is connected to			8B2
port B2. When S is high, port A is connected to	9A 21		9B1
port B2, and R <sub>INT</sub> is connected to port B1.		E	9B2
This device is fully specified for	10A 23	E	10B1
partial-power-down applications using I <sub>off</sub> . The I <sub>off</sub>	NC 24		10B2

feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

V CC L	11/	40	µиыс
8A [	18	39	8B1
gnd [	19	38	GND
NC [	20	37	8B2
9A [	21	36	9B1
NC [	22	35	9B2
10A 🛛	23	34	10B1
NC [	24	33	10B2
11A 🛛	25	32	] 11B1
NC	26	31	] 11B2
12A 🛛	27	30	]12B1
NC [	28	29	] 12B2
			,

NC - No internal connection

TA	PACKA	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74CBTLV16292DL	
–40°C to 85°C	SSOP – DL	Tape and reel	SN74CBTLV16292DLR	CBTLV16292
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74CBTLV16292GR	CBTLV16292
	TVSOP – DGV	Tape and reel	SN74CBTLV16292VR	CN292

#### **ORDERING INFORMATION**

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCDS055K - MARCH 1998 - REVISED OCTOBER 2003

FUNCTION TABLE									
INPUT S	FUNCTION								
L	A port = B1 port R <sub>INT</sub> = B2 port								
Н	A port = B2 port R <sub>INT</sub> = B1 port								


## logic diagram (positive logic)





SCDS055K - MARCH 1998 - REVISED OCTOBER 2003

### simplified schematic, each FET switch



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>		–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)		–0.5 V to 4.6 V
Continuous channel current		128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: DGG package	64°C/W
	DGV package	48°C/W
	DL package	56°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT				
VCC	V <sub>CC</sub> Supply voltage							
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7						
VIH	High-level control input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V				
	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7					
VIL	Low-level control input voltage V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	V				
TA	Operating free-air temperature	-40	85	°C				

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCDS055K - MARCH 1998 - REVISED OCTOBER 2003

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER		TEST CONDITIONS				
VIK		$V_{CC} = 3 V,$	lı = –18 mA			-1.2	V
lj		V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1	μA
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O} = 0$ to 3.6	6 V		10	μA
ICC		V <sub>CC</sub> = 3.6 V,	I <sub>O</sub> = 0,	$V_I = V_{CC}$ or GND		10	μΑ
∆ICC‡	Control input	V <sub>CC</sub> = 3.6 V,	One input at 3 V,	Other inputs at $V_{CC}$ or GND		300	μΑ
Ci	Control input	V <sub>I</sub> = 3.3 V or 0			3.5		pF
Cio	A or B port	$V_{O} = 3.3 V \text{ or } 0$			22.5		pF
			N/ 0	I <sub>I</sub> = 64 mA	5	8	
		V <sub>CC</sub> = 2.3 V, TYP at V <sub>CC</sub> = 2.5 V	V <sub>I</sub> = 0	I <sub>I</sub> = 24 mA	5	8	
r <sub>on</sub> §			V <sub>I</sub> = 1.7 V,	lj = 15 mA	11	40	
				I <sub>I</sub> = 64 mA	3	7	Ω
		VCC = 3 $V$	$V_{I} = 0$	I <sub>I</sub> = 24 mA	3	7	
			V <sub>I</sub> = 2.4 V,	lj = 15 mA	7	15	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V (unless otherwise noted), T<sub>A</sub> = 25°C.

<sup>‡</sup>This is the increase in supply current for each input that is at the specified voltage level, rather than V<sub>CC</sub> or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> = ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
t <sub>pd</sub> ¶	A or B	B or A		0.15		0.25	ns
tpd <sup>#</sup>	S	A	2.5	7.1	2.5	6.7	ns
t <sub>en</sub>	S	В	1	5.6	1	5	ns
<sup>t</sup> dis	S	В	1	5	1	4.5	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

# This propagation delay was measured by observing the change of voltage on the A output introduced by static levels equal to 3-V or 0 for 3.3 V  $\pm$  0.3 V or V<sub>CC</sub> or 0 for 2.5 V  $\pm$  0.2 V on B1 and B2 to achieve the desired transition.


#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	DESCRIPTION	= V <sub>CC</sub> ± 0.2			V <sub>CC</sub> = 3.3 V ± 0.3 V	
		MIN	MAX	MIN	MAX	
t <sub>mbb</sub>	Make-before-break time	0	2	0	2	ns

The make-before-break time is the time interval between make and break, during the transition from one selected port to the other.



SCDS055K - MARCH 1998 - REVISED OCTOBER 2003



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f \leq 2 ns$ ,  $t_f \leq 2 ns$ .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl  $_{7}$  and tpH $_{7}$  are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. tpLH and tpHL are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





24-Apr-2015

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74CBTLV16292DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV16292	Samples
SN74CBTLV16292DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV16292	Samples
SN74CBTLV16292GR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CBTLV16292	Samples
SN74CBTLV16292VR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CN292	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

24-Apr-2015

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

\*All dimensions are nominal

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74CBTLV16292DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
SN74CBTLV16292GR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74CBTLV16292VR	TVSOP	DGV	56	2000	330.0	24.4	6.8	11.7	1.6	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74CBTLV16292DLR	SSOP	DL	56	1000	367.0	367.0	55.0
SN74CBTLV16292GR	TSSOP	DGG	56	2000	367.0	367.0	45.0
SN74CBTLV16292VR	TVSOP	DGV	56	2000	367.0	367.0	45.0

## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




# **PACKAGE OUTLINE**

# **DGG0056A**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



# DGG0056A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DGG0056A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated