

# LM4121 Precision Micropower Low Dropout Voltage Reference

Check for Samples: LM4121

## FEATURES (LM4121-1.2)

- Small SOT23-5 Package
- Low Voltage Operation
- High Output Voltage Accuracy: 0.2%
- Source and Sink Current Output: ±5 mA
- Supply current: 160 µA Typ.
- Low Temperature Coefficient: 50 ppm/°C
- Enable Pin
- Output Voltages: 1.25V and Adjustable
- Industrial Temperature Range: -40°C to +85°C
- (For Extended Temperature Range, -40°C to 125°C, Contact Texas Instruments)

## **APPLICATIONS**

- Portable, Battery Powered Equipment
- Instrumentation and Process Control
- Automotive & Industrial
- Test Equipment
- Data Acquisition Systems
- Precision Regulators
- Battery Chargers
- Base Stations
- Communications
- Medical Equipment

## **Block Diagram**

## DESCRIPTION


The LM4121 is a precision bandgap voltage reference available in a fixed 1.25V and adjustable version with up to 5 mA current source and sink capability.

This series reference operates with input voltages as low as 1.8V and up to 12V consuming 160  $\mu$ A (Typ.) supply current. In power down mode, device current drops to less than 2  $\mu$ A.

The LM4121 comes in two grades A and Standard. The best grade devices (A) have an initial accuracy of 0.2%, while the standard have an initial accuracy of 0.5%, both with a tempco of 50ppm/°C ensured from -40°C to +125°C.

The very low operating voltage, low supply current and power-down capability of the LM4121 makes this product an ideal choice for battery powered and portable applications.

The device performance is ensured over the industrial temperature range ( $-40^{\circ}$ C to  $+85^{\circ}$ C), while certain specs are ensured over the extended temperature range ( $-40^{\circ}$ C to  $+125^{\circ}$ C). Please contact Texas Instruments for full specifications over the extended temperature range. The LM4121 is available in a standard 5-pin SOT-23 package.





\* Resistors are removed on the LM4121-ADJ †LM4121-ADJ only

#### Figure 1. LM4121-1.2 Block Diagram

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

## **Connection Diagrams**





#### Figure 2. SOT23-5 Surface Mount Package

#### Figure 3. SOT23-5 Surface Mount Package

#### Table 1. SOT-23 Package Marking Information<sup>(1)</sup>

Field Information						
First Field:						
R = Reference						
Second and third Field:						
19 = 1.250V Voltage Option						
20 = Adjustable						
Fourth Field:						
A-B = Initial Reference Voltage Tolerance						
$A = \pm 0.2\%$						
$B = \pm 0.5\%$						

(1) Only four fields of marking are possible on the SOT-23's small surface. This table gives the meaning of the four fields.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### Absolute Maximum Ratings <sup>(1)(2)</sup>

Maximum Voltage on input or enable pins	-0.3V to 14V
Output Short-Circuit Duration	Indefinite
Power Dissipation ( $T_A = 25^{\circ}C$ ) <sup>(3)</sup> :	
DBV0005B package - θ <sub>JA</sub>	280°C/W
Power Dissipation	350 mW
ESD Susceptibility <sup>(4)</sup> Human Body Model Machine Model	2 kV 200V
Lead Temperature:	
Soldering, (10 sec.)	+260°C
Vapor Phase (60 sec.)	+215°C
Infrared (15 sec.)	+220°C

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Without PCB copper enhancements. The maximum power dissipation must be de-rated at elevated temperatures and is limited by T<sub>JMAX</sub> (maximum junction temperature), θ<sub>J-A</sub> (junction to ambient thermal resistance) and T<sub>A</sub> (ambient temperature). The maximum power dissipation at any temperature is: PDiss<sub>MAX</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>)/θ<sub>J-A</sub> up to the value listed in the Absolute Maximum Ratings.

(4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

TEXAS INSTRUMENTS

SNVS073C - APRIL 2000 - REVISED APRIL 2013

www.ti.com

#### **Operating Range**<sup>(1)</sup>

e per annig i tanige	
Storage Temperature Range	-65°C to +150°C
Ambient Temperature Range	-40°C to +85°C
Junction Temperature Range	−40°C to +125°C

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. The ensured specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

#### Electrical Characteristics LM4121-1.250V

Unless otherwise specified V<sub>IN</sub> = 3.3V, I<sub>LOAD</sub> = 0, C<sub>OUT</sub> = 0.01µF, T<sub>A</sub> = T<sub>j</sub> = 25°C. Limits with standard typeface are for T<sub>j</sub> = 25°C, and limits in **boldface type** apply over the  $-40^{\circ}C \le T_A \le +85^{\circ}C$  temperature range.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Units
V <sub>OUT</sub>	Output Voltage Initial Accuracy LM4121A-1.250			1.250	±0.2	%
	LM4121-1.250				±0.5	
TCV <sub>OUT</sub> /°C	Temperature Coefficient	$-40^{\circ}C \le T_A \le +125^{\circ}C$		14	50	ppm/°c
$\Delta V_{OUT} / \Delta V_{IN}$	Line Regulation	$1.8V \le V_{IN} \le 12V$		0.0007	0.009 <b>0.012</b>	%/V
		$0 \text{ mA} \leq I_{\text{LOAD}} \leq 1 \text{ mA}$		0.03	0.08 <b>0.17</b>	
ΔV <sub>OUT</sub> /ΔI <sub>LOAD</sub>	Load Regulation	$1 \text{ mA} \leq I_{\text{LOAD}} \leq 5 \text{ mA}$		0.01	0.04 <b>0.1</b>	%/mA
		$-1 \text{ mA} \le I_{LOAD} \le 0 \text{ mA}$		0.04	0.12	
		−5 mA ≤ $I_{LOAD}$ ≤ −1 mA		0.01		
Min-V <sub>IN</sub>	Minimum Operating Voltage	$I_{LOAD} = 5mA$		1.5	1.8	V
V <sub>N</sub> Output N	Output Noise Voltage	0.1 Hz to 10 Hz		20		μV <sub>PP</sub>
		10 Hz to 10 kHz		30		μV <sub>RMS</sub>
I <sub>S</sub>	Supply Current			160	250 <b>275</b>	μA
I <sub>SS</sub>	Power-down Supply Current	V <sub>IN</sub> = 12V Enable = 0.4V <b>Enable = 0.2V</b>			1 2	μA
V <sub>H</sub>	Logic High Input Voltage		1.6	1.5		V
VL	Logic Low Input Voltage			0.4	0.2	V
I <sub>H</sub>	Logic High Input Current			7	15	μA
IL	Logic Low Input Current			0.1		μA
		V <sub>IN</sub> = 3.3V, V <sub>OUT</sub> = 0		15		
	Short Circuit Current		6		30	~ ^
I <sub>SC</sub>	Short Circuit Current	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 0		17		mA
		6			30	
Hyst	Thermal Hysteresis	−40°C ≤ T <sub>A</sub> ≤ 125°C		0.5		mV/V

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Averaging Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Thermal hysteresis is defined as the change in +25°C output voltage before and after exposing the device to temperature extremes.

SNVS073C - APRIL 2000 - REVISED APRIL 2013

#### Electrical Characteristics LM4121-1.250V (continued)

Unless otherwise specified  $V_{IN} = 3.3V$ ,  $I_{LOAD} = 0$ ,  $C_{OUT} = 0.01\mu$ F,  $T_A = T_j = 25^{\circ}$ C. Limits with standard typeface are for  $T_j = 25^{\circ}$ C, and limits in **boldface type** apply over the  $-40^{\circ}$ C  $\leq T_A \leq +85^{\circ}$ C temperature range.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур <sup>(2)</sup>	Max <sup>(1)</sup>	Units
ΔV <sub>OUT</sub>	Long Term Stability	1000 hrs. @ 25°C		100		ppm

(4) Long term stability is change in V<sub>REF</sub> at 25°C measured continuously during 1000 hrs.

#### Electrical Characteristics LM4121-ADJ

Unless otherwise specified  $V_{IN} = 3.3V$ ,  $V_{OUT} = V_{REF}$ ,  $I_{LOAD} = 0$ ,  $C_{OUT} = 0.01\mu$ F,  $T_A = T_j = 25^{\circ}$ C. Limits with standard typeface are for  $T_j = 25^{\circ}$ C, and limits in **boldface type** apply over the  $-40^{\circ}$ C  $\leq T_A \leq +85^{\circ}$ C temperature range.

Symbol Parameter		Conditions	Min <sup>(1)</sup>	Тур <sup>(2)</sup>	Max <sup>(1)</sup>	Units		
V <sub>OUT</sub> = V <sub>REF</sub>	Output Voltage Initial Accuracy LM4121A-ADJ			1.216	±0.2	%		
	LM4121-ADJ				±0.5			
TCV <sub>REF</sub> /°C	Temperature Coefficient	$-40^{\circ}C \le T_A \le +125^{\circ}C$		14	50	ppm/°c		
$\Delta V_{REF} / \Delta V_{IN}$	Line Regulation	$1.8V \le V_{IN} \le 12V$		0.0007	0.009 <b>0.012</b>	%/V		
		$0 \text{ mA} \le I_{\text{LOAD}} \le 1 \text{ mA}$		0.03	0.08 <b>0.17</b>			
ΔV <sub>OUT</sub> /ΔI <sub>LOAD</sub>	Load Regulation	$1 \text{ mA} \leq I_{\text{LOAD}} \leq 5 \text{ mA}$		0.01	0.04 <b>0.1</b>	%/mA		
		$-1 \text{ mA} \le I_{LOAD} \le 0 \text{ mA}$		0.04	0.12			
		−5 mA ≤ $I_{LOAD}$ ≤ −1 mA		0.01				
Min-V <sub>IN</sub>	Minimum Operating Voltage	$I_{LOAD} = 5 \text{ mA}$						
V <sub>N</sub>	Output Noise Voltage	0.1 Hz to 10 Hz		20		μV <sub>PP</sub>		
	(3)	10 Hz to 10 kHz		30		μV <sub>RMS</sub>		
I <sub>S</sub>	Supply Current			160	250 <b>275</b>	μA		
I <sub>SS</sub>	Power-down Supply Current	V <sub>IN</sub> = 12V Enable = 0.4V <b>Enable = 0.2V</b>			1 2	μA		
I <sub>BIAS</sub>	Reference Pin Bias Current	(4)	15	40		nA		
V <sub>H</sub>	Logic High Input Voltage		1.6	1.5		V		
VL	Logic Low Input Voltage			0.4	0.2	V		
I <sub>H</sub>	Logic High Input Current			7	15	μA		
IL	Logic Low Input Current			0.1		μA		
		V <sub>OUT</sub> = 0		15				
	Short Circuit Current		6		30			
I <sub>SC</sub>	Short Circuit Current	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 0		17		mA		
			6		30			

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Averaging Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Output noise for 1.25V option. Noise is proportional to  $V_{OUT}$ .

(4) Bias Current flows out of the Adjust pin.

4 Submit Documentation Feedback



.M4121

www.ti.com

#### Electrical Characteristics LM4121-ADJ (continued)

Unless otherwise specified V<sub>IN</sub> = 3.3V, V<sub>OUT</sub> = V<sub>REF</sub>, I<sub>LOAD</sub> = 0, C<sub>OUT</sub> = 0.01µF, T<sub>A</sub> = T<sub>j</sub> = 25°C. Limits with standard typeface are for T<sub>j</sub> = 25°C, and limits in **boldface type** apply over the -40°C  $\leq$  T<sub>A</sub>  $\leq$  +85°C temperature range.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур <sup>(2)</sup>	Max <sup>(1)</sup>	Units
Hyst	Thermal Hysteresis	$-40^{\circ}C \le T_{A} \le 125^{\circ}C$		0.5		mV/V
ΔV <sub>OUT</sub>	Long Term Stability	1000 hrs. @ 25°C		100		ppm


(5) Thermal hysteresis is defined as the change in +25°C output voltage before and after exposing the device to temperature extremes.

(6) Long term stability is change in V<sub>REF</sub> at 25°C measured continuously during 1000 hrs.

**EXAS ISTRUMENTS** 

www.ti.com

SNVS073C-APRIL 2000-REVISED APRIL 2013




## LM4121- (All Options) Typical Operating Characteristics

6



#### SNVS073C - APRIL 2000 - REVISED APRIL 2013




20

20

TEXAS INSTRUMENTS


www.ti.com


SNVS073C - APRIL 2000-REVISED APRIL 2013



## LM4121- (All Options) Typical Operating Characteristics (continued)








Texas Instruments

www.ti.com

SNVS073C - APRIL 2000-REVISED APRIL 2013



Copyright © 2000–2013, Texas Instruments Incorporated





SNVS073C - APRIL 2000 - REVISED APRIL 2013

#### www.ti.com

## LM4121-ADJ Typical Operating Characteristics (continued)

Unless otherwise specified, V<sub>IN</sub> = 3.3V, V<sub>OUT</sub> = 1.2V, I<sub>LOAD</sub> = 0, C<sub>OUT</sub> = 0.022µF, T<sub>A</sub> = 25°C and V<sub>EN</sub> = V<sub>IN</sub>.





SNVS073C - APRIL 2000 - REVISED APRIL 2013



www.ti.com

#### **PIN DESCRIPTIONS**

Output (Pin 5)	Reference Output.
Input (Pin 4)	Positive Supply.
Ground (Pin 2)	Negative Supply or Ground Connection
Enable (Pin 3)	Pulled to input for normal operation. Forcing this pin to ground will turn-off the output.
REF (Pin 1)	REF Pin (1.25V option only). This pin should be left unconnected for 1.25V option.
Adj (Pin 1)	V <sub>OUT</sub> Adj Pin (Adjustable option only). See Application Hints section.

### **APPLICATION HINTS**

The standard application circuit for the LM4121 is shown in Figure 34. The output voltage is set with the two feedback resistors, according to the following formula:

$$V_{OUT} = [V_{ref}(1 + R1/R2] - I_{bias} \cdot R1$$

(1)

Values for R1 and R2 should be chosen to be less than 1 M $\Omega$ . I<sub>bias</sub> typically flows out of the adjust pin. Values for V<sub>ref</sub> and I<sub>bias</sub> are found in the Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables. For best accuracy, be sure to take into account the variation of V<sub>REF</sub> with input voltage, load and output voltage.

The LM4121 is designed to be stable with ceramic output capacitors in the range of  $0.022\mu$ F to  $0.047\mu$ F. Note that  $0.022\mu$ F is the minimum required output capacitor. These capacitors typically have an ESR of about 0.1 to  $0.5\Omega$ . Smaller ESR can be tolerated, however larger ESR can not. The output capacitor can be increased to improve load transient response, up to about  $1\mu$ F. However, values above  $0.047\mu$ F must be tantalum. With tantalum capacitors, in the  $1\mu$ F range, a small capacitor between the output and the reference (Adj) pin is required. This capacitor will typically be in the 50pF range. Care must be taken when using output capacitors of  $1\mu$ F or larger. These application must be thoroughly tested over temperature, line and load. Also, when the LM4121 is used as a controller, with external active components, each application must be carefully tested to ensure a stable design. The adjust pin is sensitive to noise and capacitive loading. The trace to this pin must be as short as possible and the feedback resistors should be close to this pin. Also, a single point ground to the LM4121 will help ensure good accuracy at high load currents.

An input capacitor is typically not required. However, a 0.1µF ceramic can be used to help prevent line transients from entering the LM4121. Larger input capacitors should be tantalum or aluminium.

The enable pin is an analog input with very little hysteresis. About  $6\mu$ A into this pin is required to turn the part on, and it must be taken close to GND to turn the part off (see Electrical Characteristics - LM4121-1.250V and Electrical Characteristics - LM4121-ADJ tables for thresholds). There is a *minimum* slew rate on this pin of about 0.003V/µS to prevent glitches on the output. All of these conditions can easily be met with ordinary CMOS or TTL logic. If the shutdown feature is not required, then this pin can safely be connected directly to the input supply. Floating this pin is not recommended.




Figure 34. Standard Application Circuit



LM4121


www.ti.com

## PRINTED CIRCUIT BOARD LAYOUT CONSIDERATION


The mechanical stress due to PC board mounting can cause the output voltage to shift from its initial value. References in SOT packages are generally less prone to assembly stress than devices in Small Outline (SOIC) package.


To reduce the stress-related output voltage shifts, mount the reference on the low flex areas of the PC board such as near to the edge or the corner of the PC board.


#### **Typical Application Circuits**



#### Figure 35. Voltage Reference with Negative Output












Figure 36. 100mA Quasi-LDO Regulator




Figure 38. Voltage Reference with Complimentary Output






Figure 40. Precision Voltage Reference with Force and Sense Output


TEXAS INSTRUMENTS

SNVS073C - APRIL 2000 - REVISED APRIL 2013




## Figure 41. Programmable Current Source









#### Figure 43. Power Supply Splitter

Figure 44. Li + Low Battery Detector




Figure 45. Flasher Circuit

www.ti.com

SNVS073C - APRIL 2000 - REVISED APRIL 2013

## **REVISION HISTORY**

Cł	hanges from Revision B (April 2013) to Revision C	Page
•	Changed layout of National Data Sheet to TI format	14



## PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM4121AIM5-1.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R19A	Samples
LM4121AIM5-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20A	Samples
LM4121AIM5X-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20A	Samples
LM4121IM5-1.2/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R19B	Samples
LM4121IM5-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20B	Samples
LM4121IM5X-ADJ/NOPB	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	R20B	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

4-Nov-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4121AIM5-1.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5-ADJ/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121AIM5X-ADJ/NOP B	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5-1.2/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5-ADJ/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LM4121IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Dec-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM4121AIM5-1.2/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121AIM5-ADJ/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121AIM5X-ADJ/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0
LM4121IM5-1.2/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121IM5-ADJ/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
LM4121IM5X-ADJ/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0

# DBV 5

# **GENERIC PACKAGE VIEW**

# SOT-23 - 1.45 mm max height SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-178.



# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# **PACKAGE OUTLINE**

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-178.



# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Board assembly site may have different recommendations for stencil design.



<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated