

LMV931 Single / LMV932 Dual / LMV934 Quad 1.8V, RRIO Operational Amplifiers

General Description

The LMV931/LMV932/LMV934 are low voltage, low power operational amplifiers. LMV931/LMV932/LMV934 are guaranteed to operate from +1.8V to +5.0V supply voltages and have rail-to-rail input and output. LMV931/LMV932/LMV934 input common mode voltage extends 200mV beyond the supplies which enables user enhanced functionality beyond the supply voltage range. The output can swing rail-to-rail unloaded and within 105mV from the rail with 600 Ω load at 1.8V supply. The LMV931/LMV932/LMV934 are optimized to work at 1.8V which make them ideal for portable two-cell battery powered systems and single cell Li-Ion systems.

LMV931/LMV932/LMV934 exhibit excellent speed-power ratio, achieving 1.4MHz gain bandwidth product at 1.8V supply voltage with very low supply current. The LMV931/LMV932/LMV934 are capable of driving a 600 Ω load and up to 1000pF capacitive load with minimal ringing. LMV931/LMV932/LMV934 have a high DC gain of 101dB, making them suitable for low frequency applications.

The single LMV931 is offered in space saving SC70-5 and SOT23-5 packages. The dual LMV932 are in MSOP-8 and SOIC-8 packages and the quad LMV934 are in TSSOP-14 and SOIC-14 packages. These small packages are ideal solutions for area constrained PC boards and portable electronics such as cellular phones and PDAs.

Features

(Typical 1.8V Supply Values; Unless Otherwise Noted)

- Guaranteed 1.8V, 2.7V and 5V specifications
- Output swing

 $\begin{array}{lll} - \text{w}/600\Omega \text{ load} & 80\text{mV from rail} \\ - \text{w}/2\text{k}\Omega \text{ load} & 30\text{mV from rail} \end{array}$

■ V_{CM} 200mV beyond rails

■ Supply current (per channel) 100µA

■ Gain bandwidth product■ Maximum V_{OS}1.4MHz4.0mV


■ Ultra tiny packages

■ Temperature range -40°C to 125°C

Applications

- Consumer communication
- Consumer computing
- PDAs
- Audio pre-amp
- Portable/battery-powered electronic equipment
- Supply current monitoring
- Battery monitoring

Typical Application



Absolute Maximum Ratings (Note 1)

Infrared or Convection (20 sec)

235°C

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Operating Ratings (Note 1)

ESD Tolerance (Note 2)

Machine Model 200V

Human Body Model 2000V

Differential Input Voltage \pm Supply Voltage Supply Voltage (V⁺–V $^-$) 5.5V

Output Short Circuit to V^+ (Note 3) Output Short Circuit to V^- (Note 3)

Storage Temperature Range -65°C to 150°C Junction Temperature (Note 4) 150°C

Mounting Temp.

Supply Voltage Range 1.8V to 5.0V Temperature Range -40°C to 125°C Thermal Resistance (θ_{JA}) SC70-5 414 $^{\circ}\text{C/W}$ SOT23-5 265 $^{\circ}\text{C/W}$ MSOP-8 235 $^{\circ}\text{C/W}$ SOIC-8 175 $^{\circ}\text{C/W}$ TSSOP-14 155 $^{\circ}\text{C/W}$

SOIC-14 127°C/W

1.8V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C. V^+ = 1.8V, V^- = 0V, V_{CM} = $V^+/2$, V_O = $V^+/2$ and R_L > 1 M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Cond	dition	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V _{OS}	Input Offset Voltage	LMV931 (Single))		1	4 6	mV
		LMV932 (Dual)			1	5.5	mV
		LMV934 (Quad)				7.5	
TCV _{os}	Input Offset Voltage Average Drift				5.5		μV/°C
I _B	Input Bias Current				15	35 50	nA
I _{os}	Input Offset Current				13	25 40	nA
I _s	Supply Current (per channel)				103	185 205	μΑ
CMRR	Common Mode Rejection	LMV931, $0 \le V_{CM} \le 0.6V$		60	78		
	Ratio	1.4V ≤ V _{CM} ≤ 1.8V (Note 8)		55			
		LMV932 and LMV934		55	76		
		$0 \le V_{CM} \le 0.6V$		50			dB
		1.4V ≤ V _{CM} ≤ 1.8V (Note 8)					
		$-0.2V \le V_{CM} \le 0$ $1.8V \le V_{CM} \le 2.0$		50	72		
PSRR	Power Supply Rejection Ratio	1.8V ≤ V ⁺ ≤ 5V		75 70	100		dB
CMVR	Input Common-Mode Voltage	For CMRR	$T_A = 25^{\circ}C$	V ⁻ -0.2	-0.2 to 2.1	V ⁺ +0.2	
	Range	Range ≥ 50dB	T _A –40°C to 85°C	V-		V ⁺	V
			$T_A = 125^{\circ}C$	V- +0.2	1 1	V+ -0.2	
A _V	Large Signal Voltage Gain	$R_{L} = 600\Omega$ to 0.9	9V,	77	101		
	LMV931 (Single)	$V_{\rm O} = 0.2V \text{ to } 1.6$	$8V, V_{CM} = 0.5V$	73			٩D
		$R_L = 2k\Omega$ to 0.9		80	105		dB
		$V_{\rm O} = 0.2 \text{V to } 1.6$	$SV, V_{CM} = 0.5V$	75			
	Large Signal Voltage Gain	$R_{L} = 600\Omega$ to 0.9		75	90		
	LMV932 (Dual)	$V_{\rm O} = 0.2V \text{ to } 1.6$	$8V, V_{CM} = 0.5V$	72			- dB
	LMV934 (Quad)	$R_L = 2k\Omega$ to 0.9	V,	78	100		
		$V_{\rm O} = 0.2V \text{ to } 1.6$	$SV, V_{CM} = 0.5V$	75			

1.8V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J=25^{\circ}C$. $V^+=1.8V$, $V^-=0V$, $V_{CM}=V^+/2$, $V_O=V^+/2$ and $R_L>1~M\Omega$. **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Condition	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
Vo	Output Swing	$R_L = 600\Omega$ to $0.9V$	1.65	1.72		
		$V_{IN} = \pm 100 \text{mV}$	1.63			
				0.077	0.105	
					0.120	V
		$R_L = 2k\Omega$ to 0.9V	1.75	1.77		V
		$V_{IN} = \pm 100 \text{mV}$	1.74			
				0.024	0.035	
					0.04	
Io	Output Short Circuit Current	Sourcing, V _O = 0V	4	8		
		V _{IN} = 100mV	3.3			m Λ
		Sinking, V _O = 1.8V	7	9		mA mA
		$V_{IN} = -100 \text{mV}$	5			

1.8V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C. V^+ = 1.8V, V^- = 0V, V_{CM} = $V^+/2$, V_O = $V^+/2$ and R_L > 1 M Ω . Boldface limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
SR	Slew Rate	(Note 7)		0.35		V/µs
GBW	Gain-Bandwidth Product			1.4		MHz
Φ_{m}	Phase Margin			67		deg
G _m	Gain Margin			7		dB
e _n	Input-Referred Voltage Noise	$f = 1kHz$, $V_{CM} = 0.5V$		60		<u>nV</u> √Hz
i _n	Input-Referred Current Noise	f = 1kHz		0.06		pA √Hz
THD	Total Harmonic Distortion	$f = 1kHz$, $A_V = +1$ $R_L = 600\Omega$, $V_{IN} = 1$ V_{PP}		0.023		%
	Amp-to-Amp Isolation	(Note 9)		123		dB

2.7V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Condition	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
V _{os}	Input Offset Voltage	LMV931 (Single)		1	4	mV
					6	
		LMV932 (Dual)		1	5.5	mV
		LMV934 (Quad)			7.5	
TCVos	Input Offset Voltage Average			5.5		μV/°C
	Drift					
I _B	Input Bias Current			15	35	nA
					50	
I _{os}	Input Offset Current			8	25	nA
					40	
Is	Supply Current (per channel)			105	190	
					210	μA

2.7V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 2.7V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Cond	dition	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
CMRR	Common Mode Rejection	LMV931, 0 ≤ V _C	< 1.5V	60	81	(NOTE 0)	
OWNT	Ratio			55	01		
	Tiddo	$2.3V \le V_{CM} \le 2.7V \text{ (Note 8)}$ LMV932 and LMV934		55	80		
		$0 \le V_{CM} \le 1.5V$	1 1 9 3 4	50			dB
		$2.3V \le V_{CM} \le 1.3V$	7V (Note 8)	30			ub
		$-0.2V \le V_{CM} \le 0$		50	74		
		$2.7V \le V_{CM} \le 2.1$			'-		
PSRR	Power Supply Rejection	$1.8V \le V^+ \le 5V$	-	75	100		dB
1 01111	Ratio	$V_{CM} = 0.5V$			100		ub
V _{CM}	Input Common-Mode Voltage	For CMRR	$T_A = 25^{\circ}C$	V ⁻ -0.2	-0.2 to 3.0	V+ +0.2	
* CM	Range	Range ≥ 50dB	$T_A = -40^{\circ}C$ to	V-	0.2 10 0.0	V ⁺	V
			85°C				
			$T_A = 125^{\circ}C$	V ⁻ +0.2		V ⁺ -0.2	
A_V	Large Signal Voltage Gain	$R_{L} = 600\Omega \text{ to } 1.35\text{V},$		87	104		
	LMV931 (Single)	V _O = 0.2V to 2.5V		86			dB
		$R_L = 2k\Omega$ to 1.35V,		92	110		
		$V_{\rm O} = 0.2V \text{ to } 2.5$		91			
	Large Signal Voltage Gain	$R_{L} = 600\Omega$ to 1.3		78	90		
	LMV932 (Dual)	$V_{\rm O} = 0.2V \text{ to } 2.5$		75			dB
	LMV934 (Quad)	$R_L = 2k\Omega$ to 1.3		81	100		u.b
		$V_{\rm O} = 0.2V \text{ to } 2.5$		78			
V_O	Output Swing	$R_{L} = 600\Omega$ to 1.3	35V	2.55	2.62		
		$V_{IN} = \pm 100 \text{mV}$		2.53			
					0.083	0.110 0.130	
		$R_L = 2k\Omega$ to 1.39	5V	2.65	2.675	0.100	V
		$V_{IN} = \pm 100 \text{mV}$		2.64	2.070		
		IIN TOOTH			0.025	0.04	
					5.525	0.045	
I _o	Output Short Circuit Current	Sourcing, V _O = 0)V	20	30		
J		$V_{IN} = 100 \text{mV}$	-	15			
		Sinking, $V_O = 0$	/	18	25		mA
		$V_{IN} = -100 \text{mV}$		12			

2.7V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C. V^+ = 2.7V, V^- = 0V, V_{CM} = 1.0V, V_O = 1.35V and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
SR	Slew Rate	(Note 7)		0.4		V/µs
GBW	Gain-Bandwidth Product			1.4		MHz
Φ_{m}	Phase Margin			70		deg
G _m	Gain Margin			7.5		dB
e _n	Input-Referred Voltage Noise	$f = 1kHz, V_{CM} = 0.5V$		57		nV √Hz
i _n	Input-Referred Current Noise	f = 1kHz		0.082		<u>pA</u> √Hz

2.7V AC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for T_J = 25°C. V^+ = 2.7V, V^- = 0V, V_{CM} = 1.0V, V_O = 1.35V and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
THD	Total Harmonic Distortion	$f = 1kHz$, $A_V = +1$ $R_L = 600k\Omega$, $V_{IN} = 1V_{PP}$		0.022		%
	Amp-to-Amp Isolation	(Note 9)		123		dB

5V DC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T_J = 25°C. V^+ = 5V, V^- = 0V, V_{CM} = $V^+/2$, V_O = $V^+/2$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Cond	dition	Min	Тур	Max	Units
				(Note 6)	(Note 5)	(Note 6)	
V _{OS}	Input Offset Voltage	LMV931 (Single)		1	4 6	mV
		LMV932 (Dual)			1	5.5	mV
		LMV934 (Quad)				7.5	
TCV _{OS}	Input Offset Voltage Average Drift				5.5		μV/°C
I _B	Input Bias Current				14	35 50	nA
l _{os}	Input Offset Current				9	25 40	nA
I _S	Supply Current (per channel)				116	210 230	μΑ
CMRR	Common Mode Rejection	$0 \le V_{CM} \le 3.8V$		60	86		
	Ratio	$4.6V \le V_{CM} \le 5.$	0V (Note 8)	55			4D
		$-0.2V \le V_{CM} \le 0$)V	50	78		dB
		$5.0V \le V_{CM} \le 5.2V$					
PSRR	Power Supply Rejection	$1.8V \le V^+ \le 5V$		75	100		dB
	Ratio	$V_{CM} = 0.5V$		70			
CMVR	Input Common-Mode Voltage	For CMRR	$T_A = 25^{\circ}C$	V ⁻ -0.2	-0.2 to 5.3	V ⁺ +0.2	
	Range	Range ≥ 50dB	$T_A = -40^{\circ}C$ to $85^{\circ}C$	V-		V ⁺	V
			$T_A = 125^{\circ}C$	V- +0.3		V+ -0.3	
A _V	Large Signal Voltage Gain	$R_L = 600\Omega$ to 2.	5V,	88	102		
	LMV931 (Single)	$V_{\rm O} = 0.2V \text{ to } 4.8$	3V	87			dB
		$R_L = 2k\Omega$ to 2.5	V,	94	113		ub
		$V_{\rm O} = 0.2V \text{ to } 4.8$	3V	93			
	Large Signal Voltage Gain	$R_{L} = 600\Omega$ to 2.		81	90		
	LMV932 (Dual)	$V_{\rm O} = 0.2V \text{ to } 4.8$		78			dB
	LMV934 (Quad)	$R_L = 2k\Omega$ to 2.5		85	100		ub
		$V_{\rm O} = 0.2V \text{ to } 4.8$	BV	82			
V_O	Output Swing	$R_L = 600\Omega$ to 2.	5V	4.855	4.890		
		$V_{IN} = \pm 100 \text{mV}$		4.835			
					0.120	0.160 0.180	V
		$R_L = 2k\Omega$ to 2.5	V	4.945	4.967		V
		$V_{IN} = \pm 100 \text{mV}$		4.935			
					0.037	0.065	
						0.075	

5V DC Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = V^+/2$ and $R_I > 1$ M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)

Symbol	Parameter	Condition	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
Io	Output Short Circuit Current	LMV931, Sourcing, V _O = 0V	80	100		
		V _{IN} = 100mV	68			mA
		Sinking, V _O = 5V	58	65		IIIA
		$V_{IN} = -100 \text{mV}$	45			


5V AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $T_J = 25^{\circ}C$. $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V^+/2$, $V_O = 2.5V$ and $R_L > 1$ M Ω . **Boldface** limits apply at the temperature extremes. See (Note 10)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
SR	Slew Rate	(Note 7)		0.42		V/µs
GBW	Gain-Bandwidth Product			1.5		MHz
Φ_{m}	Phase Margin			71		deg
G _m	Gain Margin			8		dB
e _n	Input-Referred Voltage Noise	$f = 1kHz, V_{CM} = 1V$		50		nV
						<u>nV</u> √Hz
i _n	Input-Referred Current Noise	f = 1kHz		0.07		рA
						<u>pA</u> √Hz
THD	Total Harmonic Distortion	$f = 1kHz, A_V = +1$		0.022		%
		$R_L = 600\Omega$, $V_O = 1 V_{PP}$				
	Amp-to-Amp Isolation	(Note 9)		123		dB


- Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
- Note 2: Human body model, $1.5k\Omega$ in series with 100pF. Machine model, 200Ω in series with 100pF.
- **Note 3:** Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of 45mA over long term may adversely affect reliability.
- Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for packages soldered directly into a PC board.
- Note 5: Typical Values represent the most likely parametric norm.
- Note 6: All limits are guaranteed by testing or statistical analysis.
- Note 7: V+ = 5V. Connected as voltage follower with 5V step input. Number specified is the slower of the positive and negative slew rates.
- Note 8: For guaranteed temperature ranges, see Input Common-Mode Voltage Range specifications.
- Note 9: Input referred, $V^+ = 5V$ and $R_L = 100k\Omega$ connected to 2.5V. Each amp excited in turn with 1kHz to produce $V_O = 3V_{PP}$.
- Note 10: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. See Applications section for information of temperature derating of the device. Absolute Maximum Ratings indicated junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

Connection Diagrams



Top View






Ordering Information


Package	Part Number	Packaging Marking	Transport Media	NSC Drawing	
5-Pin SC70	LMV931MG	A74	1k Units Tape and Reel	MAA05A	
3-Fill 3070	LMV931MGX	A/4	3k Units Tape and Reel	IVIAAUSA	
E Din COTOO	LMV931MF	A79A	1k Units Tape and Reel	MEGEA	
5-Pin SOT23	LMV931MFX	A/9A	3k Units Tape and Reel	MF05A	
0 Di- MOOD	LMV932MM	A86A	1k Units Tape and Reel	MUA08A	
8-Pin MSOP	LMV932MMX	AOOA	3.5k Units Tape and Reel		
8-Pin SOIC	LMV932MA	LMV932MA	Rails	M08A	
6-FIII 30IC	LMV932MAX	LIVIV932IVIA	2.5k Units Tape and Reel	IVIOOA	
14-Pin TSSOP	LMV934MT	LMV934MT	Rails	MTC14	
14-611 13306	LMV934MTX	LIVIV934IVI I	2.5k Units Tape and Reel	IVITC14	
14-Pin SOIC	LMV934MA	LMV934MA	Rails		
14-7111 3010	LMV934MAX	LIVI V 934IVIA	2.5k Units Tape and Reel	M14A	

Typical Performance Characteristics Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^{\circ}C$.


Supply Current vs. Supply Voltage (LMV931)




Sinking Current vs. Output Voltage




Output Voltage Swing vs. Supply Voltage




Sourcing Current vs. Output Voltage



Output Voltage Swing vs. Supply Voltage



Gain and Phase vs. Frequency




200326G8

Typical Performance Characteristics Unless otherwise specified, V_S = +5V, single supply,


 $T_A = 25$ °C. (Continued)

Gain and Phase vs. Frequency




200326G9

Gain and Phase vs. Frequency




200326G10

Gain and Phase vs. Frequency




200326G11

CMRR vs. Frequency




2003263

PSRR vs. Frequency




Input Voltage Noise vs. Frequency




Typical Performance Characteristics Unless otherwise specified, $V_S = +5V$, single supply,

 $T_A = 25$ °C. (Continued)


Input Current Noise vs. Frequency




THD vs. Frequency



Small Signal Non-Inverting Response




THD vs. Frequency




20032667

Slew Rate vs. Supply Voltage



2003266

Small Signal Non-Inverting Response




2003267


Typical Performance Characteristics Unless otherwise specified, V_S = +5V, single supply,

 $T_A = 25$ °C. (Continued)


Small Signal Non-Inverting Response




Large Signal Non-Inverting Response



Short Circuit Current vs. Temperature (Sinking)




Large Signal Non-Inverting Response




20032673

Large Signal Non-Inverting Response



200326


Short Circuit Current vs. Temperature (Sourcing)




20032677

Typical Performance Characteristics Unless otherwise specified, $V_S = +5V$, single supply, $T_A = 25^{\circ}C$. (Continued)

Offset Voltage vs. Common Mode Range




Offset Voltage vs. Common Mode Range



20032637

Offset Voltage vs. Common Mode Range



Application Note

1.0 INPUT AND OUTPUT STAGE

The rail-to-rail input stage of this family provides more flexibility for the designer. The LMV931/LMV932/LMV934 use a complimentary PNP and NPN input stage in which the PNP stage senses common mode voltage near V⁻ and the NPN stage senses common mode voltage near V⁺. The transition from the PNP stage to NPN stage occurs 1V below V⁺. Since both input stages have their own offset voltage, the offset of the amplifier becomes a function of the input common mode voltage and has a crossover point at 1V below V⁺.

This V_{OS} crossover point can create problems for both DC and AC coupled signals if proper care is not taken. Large input signals that include the VOS crossover point will cause distortion in the output signal. One way to avoid such distortion is to keep the signal away from the crossover. For example, in a unity gain buffer configuration and with $V_S =$ 5V, a 5V peak-to-peak signal will contain input-crossover distortion while a 3V peak-to-peak signal centered at 1.5V will not contain input-crossover distortion as it avoids the crossover point. Another way to avoid large signal distortion is to use a gain of -1 circuit which avoids any voltage excursions at the input terminals of the amplifier. In that circuit, the common mode DC voltage can be set at a level away from the $\ensuremath{V_{\mathrm{OS}}}$ cross-over point. For small signals, this transition in $\rm V_{OS}$ shows up as a $\rm V_{CM}$ dependent spurious signal in series with the input signal and can effectively degrade small signal parameters such as gain and common mode rejection ratio. To resolve this problem, the small signal should be placed such that it avoids the $V_{\rm OS}$ crossover point. In addition to the rail-to-rail performance, the output stage can provide enough output current to drive 600Ω loads. Because of the high current capability, care should be taken not to exceed the 150°C maximum junction temperature specification.

2.0 INPUT BIAS CURRENT CONSIDERATION

The LMV931/LMV932/LMV934 family has a complementary bipolar input stage. The typical input bias current ($I_{\rm B}$) is 15nA. The input bias current can develop a significant offset voltage. This offset is primarily due to $I_{\rm B}$ flowing through the negative feedback resistor, $R_{\rm F}.$ For example, if $I_{\rm B}$ is 50nA and $R_{\rm F}$ is 100k Ω , then an offset voltage of 5mV will develop ($V_{\rm OS}=I_{\rm B}$ x $R_{\rm F}$). Using a compensation resistor ($R_{\rm C}$), as shown in Figure 1, cancels this effect. But the input offset current ($I_{\rm OS}$) will still contribute to an offset voltage in the same manner.




FIGURE 1. Canceling the Offset Voltage due to Input
Bias Current

Typical Applications

3.0 HIGH SIDE CURRENT SENSING

The high side current sensing circuit (*Figure 2*) is commonly used in a battery charger to monitor charging current to prevent over charging. A sense resistor R_{SENSE} is connected to the battery directly. This system requires an op amp with rail-to-rail input. The LMV931/LMV932/LMV934 are ideal for this application because its common mode input range goes up to the rail.




FIGURE 2. High Side Current Sensing

Typical Applications (Continued)

4.0 HALF-WAVE RECTIFIER WITH RAIL-TO-GROUND OUTPUT SWING

Since the LMV931/LMV932/LMV934 input common mode range includes both positive and negative supply rails and the output can also swing to either supply, achieving half-wave rectifier functions in either direction is an easy task. All that is needed are two external resistors; there is no need for diodes or matched resistors. The half wave rectifier can have either positive or negative going outputs, depending on the way the circuit is arranged.

In *Figure 3* the circuit is referenced to ground, while in *Figure 4* the circuit is biased to the positive supply. These configurations implement the half wave rectifier since the LMV931/LMV932/LMV934 can not respond to one-half of the incoming waveform. It can not respond to one-half of the incoming because the amplifier can not swing the output beyond either rail therefore the output disengages during this half cycle. During the other half cycle, however, the amplifier achieves a half wave that can have a peak equal to the total supply voltage. R₁ should be large enough not to load the LMV931/LMV932/LMV934.




FIGURE 3. Half-Wave Rectifier with Rail-To-Ground Output Swing Referenced to Ground




FIGURE 4. Half-Wave Rectifier with Negative-Going Output Referenced to V_{CC}

5.0 INSTRUMENTATION AMPLIFIER WITH RAIL-TO-RAIL INPUT AND OUTPUT

Some manufactures make a non-"rail-to-rail"-op amp rail-to-rail by using a resistive divider on the inputs. The resistors divide the input voltage to get a rail-to-rail input range. The problem with this method is that it also divides the signal, so in order to get the obtained gain, the amplifier must have a higher closed loop gain. This raises the noise and drift by the internal gain factor and lowers the input impedance. Any mismatch in these precision resistors reduces the CMRR as well. The LMV981/LMV982 is rail-to-rail and therefore doesn't have these disadvantages.

Using three of the LMV981/LMV982 amplifiers, an instrumentation amplifier with rail-to-rail inputs and outputs can be made as shown in *Figure 5*.

In this example, amplifiers on the left side act as buffers to the differential stage. These buffers assure that the input impedance is very high and require no precision matched resistors in the input stage. They also assure that the difference amp is driven from a voltage source. This is necessary to maintain the CMRR set by the matching $\rm R_1\text{--}R_2$ with $\rm R_3\text{--}R_4$. The gain is set by the ratio of $\rm R_2/R_1$ and $\rm R_3$ should equal $\rm R_1$ and $\rm R_4$ equal $\rm R_2$. With both rail-to-rail input and output ranges, the input and output are only limited by the supply

voltages. Remember that even with rail-to-rail outputs, the output can not swing past the supplies so the combined common mode voltages plus the signal should not be greater that the supplies or limiting will occur. For additional applications, see National Semiconductor application notes AN-29, AN-31, AN-71, and AN-127.







FIGURE 5. Rail-to-rail Instrumentation Amplifier

Simplified Schematic




Physical Dimensions inches (millimeters) unless otherwise noted






5-Pin SC70 NS Package Number MAA05A





5-Pin SOT23 NS Package Number MF05A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




8-Pin MSOP
NS Package Number MUA08A







8-Pin SOIC NS Package Number M08A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Pin TSSOP NS Package Number MTC14





14-Pin SOIC NS Package Number M14A

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



iconductor

National Semiconductor

Europe

Fax: +49 (0) 180

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507