

SANYO Semiconductors DATA SHEET



Bi-CMOS IC LV4920H — Class-D Audio Power Amplifier Power Cell BTL 15W×2CH, 10W×2CH

Overview

The LV4920H is a 2-channel BTL full-bridge driver for digital power amplifiers. It requires a PWM modulator IC in the previous stage. This IC is a power cell that takes in PWM signals as an input and is used to form a digital amplifier system for TVs, amusement equipment, and other such systems.

Application

- TV sets (PDP/LCD)
- Amusement equipment (pinball or pinball-slot-machines)
- Home audio equipment (mini-/micro-audio systems)
- Home theater equipment

Features

- BTL output, class D amplifier system
- High-efficiency class D amplifier
- Muting function reduces impulse noise at power on/off
- Full complement of built-in protection circuits: overcurrent protection, thermal protection, and low power supply voltage protection circuits
- Built-in bootstrap diodes

Specification

- Output 1=10W/ch, THD+N=10%, 8Ω Load, 1kHz, AES17, VD=13V
- Output 2=15W/ch, THD+N=10%, 8Ω Load, 1kHz, AES17, VD=16V
- High efficiency 85% or larger (Condition: 8Ω Load)
- THD+N<0.1% 1W/1kHz/8Ω Load (Filter: AES17)
- Package: HSOP36
 - Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
 - Specifications of any and all SANYO Semiconductor Co., Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Quarter			Ratings					
Parameter	Symbol	Symbol Conditions		typ	max	Unit			
Maximum supply voltage	V _D max	Externally applied voltage			24	V			
Maximum output current	I _O peak	Per channel			6	A/ch			
Maximum pull-up pin voltage	Vpup max	Nch open drain terminal 16 pin, 17 pin applied voltage			20	V			
Allowable power dissipation	Pd max	Mounted on a specified board*			3.95	W			
Maximum junction temperature	Tj max				+150	°C			
Operating temperature	Topr		-25		+75	°C			
Storage temperature	Tstg		-50		+150	°C			
Package thermal resistance	θјс				2.5	°C/W			

* Mounted on a specified board: 80.0mm×63.0mm×1.5mm, glass epoxy (two-layer).

Recommended Operating Condtions at $Ta = 25^{\circ}C$

Deremeter	Symbol	Conditions		Unit		
Parameter	Symbol	Conditions	min	typ	max	Unit
Recommended supply voltage	VD	Externally applied voltage	8	13	20	V
Recommended pull-up supply voltage	Vpup	Nch open drain supply voltage		16	18	V
Recommended load resistance	RL	Speaker load	4	8		Ω

Electrical Characteristics at $Ta = 25^{\circ}C$, $V_D = 13V$, LC less filter and no load

Description	Querra ha a l	Conditions		Ratings					
Parameter	Symbol	Conditions	min	typ	max	Unit			
Quiescent current	Icco	MUTEB=L		1.0	3.0	mA			
Standby current	Ist	STBYB=L			1	μA			
H input voltage	VIH	PWM_A, PWM_B MUTEB, STBYB	2.5		5.5	V			
L input voltage	VIL	PWM_A, PWM_B STBYB, MUTEB	0		1.0	V			
H input current	Iн	V _{IN} =5.0V			20	μA			
L input current	١ _{١L}	V _{IN} =0V	-10			μA			
Output pin leakage current	IOFF	Nch open drain output OFF-stage 5.0V pull-up			1	μA			
Output pin current	IOL	Nch open drain output ON-stage, V _{OL} =0.4V	0.15			mA			
Power Tr ON resistance *2	RdsON	I _D =1A		300		mΩ			
Turn ON delay time	td ON	fin=384kHz		40	70	ns			
Turn OFF delay time	td OFF	fin=384kHz		40	70	ns			
Rise-up time	tr	fin=384kHz		20	40	ns			
Fall time	tf	fin=384kHz		20	40	ns			
Minimum output pulse range	VOPW		100			ns			

*2: Design guaranteed maximum ON resistance of power Tr (RdsON): $360m\Omega$.

Electrical Characteristics / Operating Conditions (Reference values)

$Ta = 25^{\circ}C$, $V_D = 13V$, $R_L = 8\Omega$, filter: 20kHz AES17

Given below are reference characteristic values of a digital amplifier system shown in the recommended application circuit (on page 10) in which the SANYO reference model of PWM modulator (BD-mode) is used.


Demenden	Ourschal	Que d'étiente				
Parameter	Symbol	Conditions	min	typ	max	Unit
Output 1	Po1	THD+N=10%		10		W
Output 2	Po2	V _D =16V, THD+N=10%		15		W
Total harmonic distortion	THD+N@1W	Po=1W		0.1		%
Output Noise	Vno			50		μVrms
SN-ration	S/N			100		dB
Dynamic range	DNR			100		dB

Note: The values of these characteristics were measured in SANYO test environment. The actual values in an end


system will vary depending on the printed circuit board pattern, the external components actually used, and other factors.

Package Dimensions


unit : mm (typ) 3235A



Test Circuit and Block Diagram



Block Diagram



Pin Functions

	ctions			
Pin No	Pin name	I/O	Pin explanation	Internal equivalent circuit
1	STBY	I	Standby mode control	VD
2	NC1	-	Non connection	
3	MUTE	I	Muting control	
				3 VD VD VDDA GND VDDA GND
4	NC2	-	Non connection	
5 6 7	PWM_A1 NC3 PWM_B1	-	PWM input (plus input) of OUT_CH1_P Non connection PWM input (negative input) of	5 VD VD VD VD VD S VD VD VD VD VD VD VD VD VD VD VD VD VD
			OUT_CH1_N	
8	NC4	-	Non connection	
9	VREG5	0	Smoothing capacitor connection pin for internal 5V power supply.	(9)

Continued on next page.

Continued from	om preceding page.	-		
Pin No	Pin name	I/O	Pin explanation	Internal equivalent circuit
10	GND	-	Analog ground	
11	NC5	-	Non connection	
12	PWM_B2	1	PWM input (negative input) of OUT_CH2_N	12 VD VD VDDA VDDA (12 KQ KQ KQ KQ KQ KQ KQ KQ KQ KQ
13	NC6	-	Non connection	
14	PWM_A2	1	PWM input (plus input) of OUT_CH2_P	THE CONSTANT OF CO
15	NC7	-	Non connection	
16	NOD_THERM	0	Thermal detector circuit for output (N-ch open drain)	
17	NOD_OUTSHDN	0	Output shutdown monitor output (N-ch open drain) (when thermal protection circuit is activated, when low power supply voltage protection circuit is activated, or when in mute mode)	
18	NC8	-	Non connection	
19	PVD2	-	Channel 2 power system power supply	
20	PVD2	-	Channel 2 power system power supply	
21	OUT_CH2_P	0	Channel 2 high side output	21

Continued on next page.

Continued fr	om preceding page.			
Pin No	Pin name	I/O	Pin explanation	Internal equivalent circuit
22	BOOT_CH2_P	I/O	Bootstrap I/O pin, channel 2 power supply high side	
23	V _{DD} A2	0	Internal power supply decoupling capacitor connection	
24	BOOT_CH2_N	I/O	Bootstrap I/O pin, channel 2 power supply low side	
25	OUT_CH2_N	0	Channel 2 low side output	
				GND
26	PGND2	-	Channel 2 power system ground	
27	PGND2	-	Channel 2 power system ground	
28	PGND1	-	Channel 1 power system ground	
29	PGND1	-	Channel 1 power system ground	
30	OUT_CH1_N	0	Channel 1 low side output	
31		1/0	Restation I/O sin shapped 1 payor	
	BOOT_CH1_N		Bootstrap I/O pin, channel 1 power supply low side	
32	V _{DD} A1	0	Internal power supply decoupling capacitor connection	
33	BOOT_CH1_P	I/O	Bootstrap I/O pin, channel 1 power supply high side	
34	OUT_CH1_P	0	Channel 1 low side output	PVD1
35	PVD1		Channel 1 power system power supply	
	PVD1	-	Channel 1 power system power supply	

Functional Descriptions

1. System Standby

The built-in 5V regulator is turned on and off under control of the high/low state of the STBYB pin. When the STBYB pin is low, the regulator will be turned off, and when that pin is high, the regulator will be turned on. Also, the signal initializes the internal logic of the IC. When the STBYB pin is low, the internal logic is initialized, and when the STBYB pin is high, the IC is put into normal operation.

2. Mute Function

The mute function is provided mainly to mute the output so that impulse noise will not appear in the output when the power supply is being turned on.


2.1 Output muting

The PWM output signal can be turned on or off by setting the MUTEB pin high or low. When the MUTEB pin is low, the PWM output is stopped (all PWM output signals are set in the high-impedance state) and when the MUTEB pin is high, the IC is placed in normal operation mode. Also the NOD_OUTSHDNB (Nch open drain) signal is output for an external monitor pin.

2.2 Power-on sequence

The power-on sequence must be controlled by timing as shown below (PWM=BD mode) to minimize impulse noise.

Note that when MUTE is released, all PWM input signals must be held low.



The NOD_OUTSHDNB (Nch open drain) output signal is generated (Nch open drain output is turned on) when output is shut down (except when the overcurrent protection circuit is activated). This operating condition is established when either one of the following conditions occurs:

- (1) Thermal shutdown circuit is activated.
- (2) Low power voltage protection circuit is activated.
- (3) MUTEB set low (all outputs muted)

2.3 Power Down Sequence

The power shut-down sequence must be controlled by timing as shown below (PWM=BD mode) to minimize impulse noise.

							<mark>∎ T4</mark> Hok	Duty- time	=50% >3ms															
	PW BI	M Input mode ,2 PWM		\Box	<u>ي</u>		_ج				_((
(PW)			_B1,2)				رد 			•		<u>T5</u> >3r	ns 🕨				2)							
	MU	JTEB												•			((Γ6)0μs	-					
	S	ГВҮВ			<u>J</u>		<u>s</u>										رد ح							
											_						-							
	VF	REG5			£		<u>s</u>				Ĵ						S	 						
					6		<i>c.</i>				(6	 -	-	- T >10	/ 0μs	\mathbf{i}	-	
		PVD			£)				J						J							
				<u> </u>			5				Sf													
NOD	o ou	тзнри	3		<u>s</u>		-				-)						Sr							
				_∢	_	▶_	(c						Init	ial Bo	ot Ch	-	6							
	DD_T	HERME	;	Tj	150 [°] کر	c		Hi			フ						フ							
			_	1_		┛	1								Hi-z		_(
	PWN	1 Output		╢	€ H⊦z		G											 						
				Ч			ع	μ			-};													

3. Protection Circuits


The LV4920H has full complement of built-in protection circuits: overcurrent protection, thermal protection, and low power supply voltage protection circuits.

3.1 Overcurrent protection circuit

The overcurrent protection circuit protects the output transistors by detecting current that exceeds a predetermined value due to load shorting, shorting to power, shorting to ground, etc.

When the protection circuit is activated, both the high- and low-side output transistors are turned off and the output is placed in a high-impedance state.

The figure below shows the waveform of current that flows when load shorting (1Ω) occurs.



3.2 Thermal protection circuit


The thermal protection circuit detects the temperature (150°C or higher) inside the IC and protects the IC from thermal damage. When the protection circuit is activated, both the high- and low-side output transistors are turned off, placing the output into the high-impedance state. This protective operation is given a hysteresis. Also, NOD_OUTSHDNB (Nch open drain) signal is output for an external monitor pin.

3.3 Low power supply voltage protection circuit

The low power supply voltage protection circuit turns off both of the high- and low-side output transistors to place the output into the high-impedance state when the power supply voltage (PVD) falls below a predetermined value (6.7V or lower). This operation (activating the protective circuit when V_D rises beyond 7.5V) is given a hysteresis (0.8V or greater).


Also, NOD_OUTSHDNB (Nch open drain) signal is output for an external monitor pin.


Application Circuit Example



* NOD_THERM at pin 16 and NOD_OUTSHDN at pin 17 are outputs of N-ch open-drain type. When CPU or other device monitors these outputs, it is necessary to connect pull-up resistors to a power supply for the CPU and other device. The pull-up resistors are not required if they are not to be used (not monitored).

Characteristic Data





- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2007. Specifications and information herein are subject to change without notice.