74LV165

8-bit parallel-in/serial-out shift register

Rev. 8 — 21 September 2021

Product data sheet

1. General description

The 74LV165 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and $\overline{Q7}$). When the parallel load input (\overline{PL}) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When \overline{PL} is HIGH data enters the register serially at DS. When the clock enable input (\overline{CE}) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on \overline{CE} will disable the CP input. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess V_{CC} .

2. Features and benefits

- Wide supply voltage range from 1.0 to 5.5 V
- CMOS low power dissipation
- Direct interface with TTL levels (2.7 V to 3.6 V)
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Optimized for low voltage applications: 1.0 V to 3.6 V
- · Synchronous parallel-to-serial applications
- Synchronous serial input for easy expansion
- Complies with JEDEC standards:
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8C (2.7 V to 3.6 V)
 - JESD36 (4.5 V to 5.5 V)
- ESD protection:
 - HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information


Table 1. Ordering information


Type number	Package			
	Temperature range	Name	Description	Version
74LV165D	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74LV165PW	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1




8-bit parallel-in/serial-out shift register

4. Functional diagram








8-bit parallel-in/serial-out shift register

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
PL	1	parallel enable input (active LOW)
СР	2	clock input (LOW-to-HIGH edge-triggered)
Q7	7	complementary serial output from the last stage
GND	8	ground (0 V)
Q7	9	serial output from the last stage
DS	10	serial data input
D0, D1, D2, D3, D4, D5, D6, D7	11, 12, 13, 14, 3, 4, 5, 6	parallel data inputs
CE	15	clock enable input (active LOW)
V _{CC}	16	positive supply voltage

8-bit parallel-in/serial-out shift register

6. Functional description

Table 3. Function table


 $H = HIGH \ voltage \ level; \ h = HIGH \ voltage \ level \ one \ set-up \ time \ prior \ to \ the \ LOW-to-HIGH \ clock \ transition;$

L = LOW voltage level; I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q = state of the referenced output one set-up time prior to the LOW-to-HIGH clock transition;

 $X = don't care; \uparrow = LOW-to-HIGH clock transition.$

Operating modes	Input	s				Qn reg	isters	Outpu	Output	
	PL	CE	СР	DS	D0 to D7	Q0	Q1 to Q6	Q7	Q 7	
parallel load	L	Х	Х	Х	L	L	L to L	L	Н	
	L	Х	Х	Х	Н	Н	H to H	Н	L	
serial shift	Н	L	1	I	X	L	q0 to q5	q6	q6	
	Н	L	1	h	X	Н	q0 to q5	q6	q6	
hold "do nothing"	Н	Н	Х	Х	X	q0	q1 to q6	q7	q7	



8-bit parallel-in/serial-out shift register

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V) [1]

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	20	mA
VI	input voltage		-0.5	+7	V
I _{OK}	output clamping current	V _O > V _{CC} or V _O < 0	-	±50	mA
Io	output current	-0.5 V < V _O < V _{CC} + 0.5 V	-	±25	mA
I _{CC}	supply current		-	+50	mA
I _{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}$ [2]	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		1.0	3.3	5.5	V
VI	input voltage		0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.0 V to 2.0 V	0	-	500	ns/V
		V _{CC} = 2.0 V to 2.7 V	0	-	200	ns/V
		V_{CC} = 2.7 V to 3.6 V	0	-	100	ns/V
		V _{CC} = 3.6 V to 5.5 V	0	-	50	ns/V

^[2] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C.

8-bit parallel-in/serial-out shift register

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	0 °C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level	V _{CC} = 1.2 V	0.9	-	-	0.9	-	V
	input voltage	V _{CC} = 2.3 V to 2.7 V	1.4	-	-	1.4	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7V _{CC}	-	-	0.7V _{CC}	-	V
V_{IL}	LOW-level	V _{CC} = 1.2 V	-	-	0.3	-	0.3	V
	input voltage	V _{CC} = 2.3 V to 2.7 V	-	-	0.6	-	0.6	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3V _{CC}	-	0.3V _{CC}	
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $I_O = -100 \mu A$						
	output voltage	V _{CC} = 1.2 V	-	1.2		-		
		V _{CC} = 2.0 V	1.8	2.0	-	1.8	-	V
		V _{CC} = 2.7 V	2.5	2.7	-	2.5	-	V
		V _{CC} = 3.0 V	2.8	3.0	-	2.8	-	V
		V _{CC} = 4.5 V	4.3	4.5	-	4.3	-	V
		standard outputs: V _I = V _{IH} or V _{IL}						
		V _{CC} = 3.0 V; I _O = -6 mA	2.40	2.82	-	2.20	-	V
		V _{CC} = 4.5 V; I _O = -12 mA	3.60	4.20	-	3.50	-	V
V_{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $I_O = 100 \mu A$						
	output voltage	V _{CC} = 1.2 V	-	0	-	-	-	
		V _{CC} = 2.0 V	-	0	0.2	1.8	0.2	V
		V _{CC} = 2.7 V	-	0	0.2	2.5	0.2	V
		V _{CC} = 3.0 V	-	0	0.2	2.8	0.2	V
		V _{CC} = 4.5 V	-	0	0.2	4.3	0.2	V
		standard outputs: $V_I = V_{IH}$ or V_{IL}						
		V _{CC} = 3.0 V; I _O = 6 mA	-	0.25	0.40	-	0.50	V
		V _{CC} = 4.5 V; I _O = 12 mA	-	0.35	0.55	-	0.65	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±1	-	±1	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	20	-	160	μΑ
Δl _{CC}	additional supply current	V _I = V _{CC} - 0.6 V; V _{CC} = 2.7 V to 3.6 V	-	-	500	-	850	μΑ
C _I	input capacitance		-	3.5	-	-	-	pF

^[1] Typical values are measured at T_{amb} = 25 °C.

8-bit parallel-in/serial-out shift register

10. Dynamic characteristics

Table 7. Dynamic characteristics

GND (ground = 0 V); for test circuit, see Fig. 12

Symbol	Parameter	Conditions	-4	0 °C to +85	s °C	-40 °C to	+125 °C	Unit
			Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	CE, CP to Q7, Q7; [2] see Fig. 7 and Fig. 8						
		V _{CC} = 1.2 V	-	115	-	-	-	ns
		V _{CC} = 2.0 V	-	38	61	-	76	ns
		V _{CC} = 2.7 V	-	27	43	-	54	ns
		V _{CC} = 3.0 V to 3.6 V [3]	-	22	36	-	45	ns
		V _{CC} = 3.3 V; C _L = 15 pF	-	18	-	-	-	ns
		V _{CC} = 4.5 V to 5.5 V [4]	-	15	24	-	30	ns
		PL to Q7, Q7; see Fig. 8						
		V _{CC} = 1.2 V	-	110	-	-	-	ns
		V _{CC} = 2.0 V	-	35	56	-	70	ns
		V _{CC} = 2.7 V	-	24	39	-	49	ns
		V _{CC} = 3.0 V to 3.6 V [3]	-	20	33	-	41	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	-	18	-	-	-	ns
		V _{CC} = 4.5 V to 5.5 V [4]	-	14	22	-	27	ns
		D7 to Q7, Q7; see Fig. 9						
		V _{CC} = 1.2 V	-	90	-	-	-	ns
		V _{CC} = 2.0 V	-	28	45	-	56	ns
		V _{CC} = 2.7 V	-	20	32	-	40	ns
		V _{CC} = 3.0 V to 3.6 V [3]	-	17	27	-	33	ns
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	-	14	-	-	-	ns
		V _{CC} = 4.5 V to 5.5 V [4]	-	11	18	-	22	ns
t _W	pulse width	CP input HIGH to LOW; see Fig. 7						
		V _{CC} = 2.0 V	34	10	-	41	-	ns
		V _{CC} = 2.7 V	25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V [3]	20	7	-	24	-	ns
		V _{CC} = 4.5 V to 5.5 V [4]	15	5	-	18	-	ns
		PL input LOW; see Fig. 8						
		V _{CC} = 2.0 V	34	10	-	41	-	ns
		V _{CC} = 2.7 V	25	8	-	30	-	ns
		V _{CC} = 3.0 V to 3.6 V [3]	20	7	-	24	-	ns
		V _{CC} = 4.5 V to 5.5 V [4]	15	5	-	18	-	ns
t _{rec}	recovery time	PL to CP, CE; see Fig. 8						
		V _{CC} = 1.2 V	-	40	-	-	-	ns
		V _{CC} = 2.0 V	24	15	-	30	-	ns
		V _{CC} = 2.7 V	18	11	-	23	-	ns
		V _{CC} = 3.0 V to 3.6 V [3]	17	10	-	21	-	ns
		V _{CC} = 4.5 V to 5.5 V [4]	12	7	-	15	-	ns

8-bit parallel-in/serial-out shift register

Symbol	Parameter	Conditions		-40 °C to +8	5 °C	-40 °C to	+125 °C	Unit
			Mir	Typ[1]	Max	Min	Max	
t _{su}	set-up time	DS to CP, CE; see Fig. 10						
		V _{CC} = 1.2 V	-	-8	-	-	-	ns
		V _{CC} = 2.0 V	22	-2	-	26	-	ns
		V _{CC} = 2.7 V	16	-1	-	19	-	ns
		V _{CC} = 3.0 V to 3.6 V] 13	-1	-	15	-	ns
		V _{CC} = 4.5 V to 5.5 V [4] 9	0	-	10	-	ns
		CE to CP, CP to CE; see Fig. 10						
		V _{CC} = 1.2 V	-	20	-	-	-	ns
		V _{CC} = 2.0 V	22	7	-	26	-	ns
		V _{CC} = 2.7 V	16	5	-	19	-	ns
		V _{CC} = 3.0 V to 3.6 V] 13	4	-	15	-	ns
		V _{CC} = 4.5 V to 5.5 V [4] 9	3	-	10	-	ns
		Dn to PL; see Fig. 11						
		V _{CC} = 1.2 V	-	25	-	-	-	ns
		V _{CC} = 2.0 V	22	8	-	26	-	ns
		V _{CC} = 2.7 V	16	6	-	19	-	ns
		V _{CC} = 3.0 V to 3.6 V] 13	5	-	15	-	ns
		V _{CC} = 4.5 V to 5.5 V [4] 9	4	-	10	-	ns
t _h	hold time	DS to CP, CE; Dn to PL; see Fig. 10 and Fig. 11						
		V _{CC} = 1.2 V	-	20	-	-	-	ns
		V _{CC} = 2.0 V	22	7	-	26	-	ns
		V _{CC} = 2.7 V	16	5	-	19	-	ns
		V _{CC} = 3.0 V to 3.6 V] 13	4	-	15	-	ns
		V _{CC} = 4.5 V to 5.5 V [4] 9	3	-	10	-	ns
		CE to CP, CP to CE; see Fig. 10						
		V _{CC} = 1.2 V	-	-30	-	-	-	ns
		V _{CC} = 2.0 V	5	-8	-	5	-	ns
		V _{CC} = 2.7 V	5	-6	-	5	-	ns
		V _{CC} = 3.0 V to 3.6 V] 5	-5	-	5	-	ns
		V _{CC} = 4.5 V to 5.5 V [4] 5	-4	-	5	-	ns
f _{max}	maximum	see Fig. 7						
	frequency	V _{CC} = 2.0 V	14	40	-	12	-	MHz
		V _{CC} = 2.7 V	19	60	-	16	-	MHz
		V _{CC} = 3.0 V to 3.6 V [3] 24	65	-	20	-	MHz
		$V_{CC} = 3.3 \text{ V}; C_L = 15 \text{ pF}$	-	78	-	-	-	MHz
		V _{CC} = 4.5 V to 5.5 V [4] 36	75	-	30	-	MHz

8-bit parallel-in/serial-out shift register

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	Unit	
			Min	Typ[1]	Max	Min	Max	
C _{PD}	1.	$V_I = GND \text{ to } V_{CC};$ [5] $V_{CC} = 3.3 \text{ V}$	-	35	-	-	-	pF

- [1] Typical values are measured at T_{amb} = 25 °C.
- [2] t_{pd} is the same as t_{PHL} and t_{PLH}.
- [3] Typical values are measured at V_{CC} = 3.3 V.
- [4] Typical values are measured at V_{CC} = 5.0 V.
- [5] C_{PD} is used to determine the dynamic power dissipation $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) (P_D \text{ in } \mu\text{W})$, where: $f_i = \text{input frequency in MHz}$;


f_o = output frequency in MHz;

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V.


10.1. Waveforms and test circuit



Measurement points are given in Table 8.

The changing to output assumes that internal Q6 is opposite state from Q7.

Fig. 7. Clock pulse (CP) and clock enable (CE) to output (Q7 or Q7) propagation delays, clock pulse width and maximum clock frequency



Measurement points are given in Table 8.

The changing to output assumes that internal Q6 is opposite state from Q7.

Fig. 8. Parallel load (PL) pulse width, parallel load to output (Q7 or Q7) propagation delays, parallel load to clock (CP) and clock enable (CE) recovery time

8-bit parallel-in/serial-out shift register






Fig. 9. Data input (Dn) to output (Q7 or $\overline{Q7}$) propagation delays when \overline{PL} is LOW



Measurement points are given in Table 8.

(1) CE may change only from HIGH-to-LOW while CP is LOW. The shaded areas indicate when the input is permitted to change for predictable output performance.


Fig. 10. Set-up and hold times



8-bit parallel-in/serial-out shift register

Table 8. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _M
< 2.7 V	0.5V _{CC}	0.5V _{CC}
2.7 V to 3.6 V	1.5 V	1.5 V
≥ 4.5 V	0.5V _{CC}	0.5V _{CC}



Test data is given in Table 9.

Definitions for test circuit:

 R_L = Load resistance.

 $\ensuremath{\text{C}_{\text{L}}}$ = Load capacitance including jig and probe capacitance.

 R_{T} = Termination resistance should be equal to output impedance Z_{o} of the pulse generator.

V_{EXT} = External voltage for measuring switching times.

Fig. 12. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V _{EXT}
	V _I t _r , t _f		CL	R _L	t _{PHL} , t _{PLH}
< 2.7 V	V _{CC}	2.5 ns	50 pF	1 kΩ	open
2.7 V to 3.6 V	2.7 V	2.5 ns	50 pF, 15 pF	1 kΩ	open
≥ 4.5 V	V _{CC}	2.5 ns	50 pF	1 kΩ	open

8-bit parallel-in/serial-out shift register

11. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig. 13. Package outline SOT109-1 (SO16)

8-bit parallel-in/serial-out shift register

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES			EUROPEAN ISSUE DA		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				99-12-27 03-02-18

Fig. 14. Package outline SOT403-1 (TSSOP16)

8-bit parallel-in/serial-out shift register

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74LV165 v.8	20210921	Product data sheet	-	74LV165 v.7
Modifications:	Nexperia.Legal texts hatSection 1 andSection 7: De	this data sheet has been redestance been adapted to the new cold Section 2 updated. Evating values for P _{tot} total power 74LV165DB (SOT338-1/SSOP)	ompany name where	e appropriate.
74LV165 v.7	20160309	Product data sheet	-	74LV165 v.6
Modifications:	Type number	74HC165N (SOT38-4) remove	d.	
74LV165 v.6	20140219	Product data sheet	-	74LV165 v.5
Modifications:	Typo correcte	ed in <u>Table 2</u>		
74LV165 v.5	20130909	Product data sheet	-	74LV165 v.4
Modifications:	Typo correcte	ed in the header of Table 6		
74LV165 v.4	20130830	Product data sheet	-	74LV165_CNV_3
Modifications:	guidelines of • Legal texts ha	this data sheet has been redes NXP Semiconductors. ave been adapted to the new condded, see <u>Table 6</u>		·
74LV165_CNV_3	December 1998	Product specification	-	-

8-bit parallel-in/serial-out shift register

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74LV165

All information provided in this document is subject to legal disclaimers

© Nexperia B.V. 2021. All rights reserved

8-bit parallel-in/serial-out shift register

Contents

1
1
1
2
3
3
3
4
5
5
6
6
6

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 21 September 2021

[©] Nexperia B.V. 2021. All rights reserved