











TPS22966

SLVSBH4F -JUNE 2012-REVISED JULY 2016

TPS22966 5.5-V, 6-A, 16-m Ω On-Resistance Dual-Channel Load Switch

Features

- Input Voltage Range: 0.8 V to 5.5 V
- Integrated Dual-Channel Load Switch
- On-Resistance
 - R_{ON} = 16 m Ω at V_{IN} = 5 V (V_{BIAS} = 5 V)
 - R_{ON} = 16 m Ω at V_{IN} = 3.6 V (V_{BIAS} = 5 V)
 - $-R_{ON} = 16 \text{ m}\Omega \text{ at } V_{IN} = 1.8 \text{ V } (V_{BIAS} = 5 \text{ V})$
- 6-A Maximum Continuous Switch Current per
- Low Quiescent Current
 - 80 µA (Both Channels)
 - 60 µA (Single Channel)
- Low Control Input Threshold Enables Use of 1.2-, 1.8-, 2.5-, and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD) (Optional)
- SON 14-Pin Package With Thermal Pad
- ESD Performance Tested per JESD 22
 - 2-kV HBM and 1-kV CDM

Applications

- Ultrabook™
- Notebooks and Netbooks
- **Tablet PCs**
- Consumer Electronics
- Set-top Boxes and Residental Gateways
- **Telecom Systems**
- Solid-State Drives (SSD)

3 Description

The TPS22966 is a small, low R_{ON}, dual-channel load switch with controlled turnon. The device contains two N-channel MOSFETs that can operate over an input voltage range of 0.8 V to 5.5 V and can support a maximum continuous current of 6 A per channel. Each switch is independently controlled by an on and off input (ON1 and ON2), which can interface directly with low-voltage control signals. In TPS22966, a 220- Ω on-chip load resistor is added for quick-output discharge when switch is turned off.


The TPS22966 is available in a small, space-saving 2-mm × 3-mm 14-SON package (DPU) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to +105°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22966	WSON (14)	3.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Application Circuit



Features 1



8.2 Functional Block Diagram 15

1	$\Gamma \sim 1$	h	1_	of.	Co	nta	ntc
ı	ıa	U	ıe	OI.	CO	nte	HLS

	Applications 1		8.3 Feature Description	16
3	Description 1		8.4 Device Functional Modes	
4	Revision History2	9	Application and Implementation	
5	Pin Configuration and Functions3		9.1 Application Information	
6	Specifications4		9.2 Typical Application	
	6.1 Absolute Maximum Ratings4	10	Power Supply Recommendations	20
	6.2 ESD Ratings 4	11	Layout	
	6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	6.4 Thermal Information 4		11.2 Layout Example	
	6.5 Electrical Characteristics—V _{BIAS} = 5 V5		11.3 Thermal Considerations	
	6.6 Electrical Characteristics—V _{BIAS} = 2.5 V	12		
	6.7 Switching Characteristics		12.1 Documentation Support	
	6.8 Typical DC Characteristics		12.2 Receiving Notification of Documentation U	
	6.9 Typical AC Characteristics		12.3 Trademarks	
7	Parameter Measurement Information 14		12.4 Electrostatic Discharge Caution	
8	Detailed Description 15		12.5 Glossary	22
	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	22
	Revision History nges from Revision E (February 2015) to Revision F			Page
	· · · · ·			Page
				4
(Changed (TPS22966 only) to (Optional) in the Features sect	ion		
	changed (TPS22966 only) to (Optional) in the <i>Features</i> secting the section of the features of the fea	ion		Page
Cha				Page
Cha	nges from Revision D (January 2015) to Revision E	stics (V _F	_{BIAS} = 5.0 V) table	Page5
Chai	nges from Revision D (January 2015) to Revision E added temperature operating ranges to Electrical Characteri	stics (V _I	_{BIAS} = 5.0 V) table BIAS = 2.5 V) table	Page 5
Chai	nges from Revision D (January 2015) to Revision E	stics (V _I	_{BIAS} = 5.0 V) table BIAS = 2.5 V) table	Page 5
Char /- /- L	nges from Revision D (January 2015) to Revision E added temperature operating ranges to Electrical Characteri	stics (V _I	_{BIAS} = 5.0 V) table BIAS = 2.5 V) table	Page 5
Charles Charles	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Device ection, Power Supply Recommendations section, Layout section,	stics (V _I stics (V _I contains the stics (V	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, ar	Page 6
Charles Charles	nges from Revision D (January 2015) to Revision E added temperature operating ranges to Electrical Characterical Englated graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D added ESD Ratings table, Feature Description section, Devi	stics (V _I stics (V _I contains the stics (V	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, ar	Page 6
Char L Char	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Device ection, Power Supply Recommendations section, Layout section,	stics (V _I stics (V _I contains the stics (V	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, ar	Page 6
Charles /	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added Graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Devidence of Description, Power Supply Recommendations section, Layout section, Packaging, and Orderable Information section. Inges from Revision B (December 2012) to Revision C	stics (V _I stics (V _I	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, and Implementation and Implementation.	Page
Charles /	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added Graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Devidence of Description, Power Supply Recommendations section, Layout section, Packaging, and Orderable Information section. Inges from Revision B (December 2012) to Revision C Added VBIAS to ABSOLUTE MAXIMUM RATINGS table	stics (V _t stics (V _t	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, and Implementation and Implementation and Implementation.	Page 6
Charles /	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added Graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Devidence of Developing Properties of Proper	stics (V _i stics	BIAS = 5.0 V) table	Page
Chair / Chair Shair / Chair /	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended Graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Devidence Ended Ende	stics (V _t stics	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, and Implementation Support section.	Page
Chair A Share Chair A	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added temperature operating ranges to Electrical Characterical Added Graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Devidence of Developing Properties of Proper	stics (V _t stics	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, and Implementation Support section.	Page
Chair A Chair	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended Graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Devidence Ended Est Ended Ended Est Ended Ended Est Ended	stics (V _t stics	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, and Implementation Support section.	Page
Chair A Chair	Inges from Revision D (January 2015) to Revision E Added temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended temperature operating ranges to Electrical Characterical Ended Graphics in the Typical Characteristics section Inges from Revision C (June 2013) to Revision D Added ESD Ratings table, Feature Description section, Devidence Ended Ende	stics (V _t stics	BIAS = 5.0 V) table BIAS = 2.5 V) table Stional Modes, Application and Implementation Device and Documentation Support section, and Implementation Support section.	Page


Product Folder Links: TPS22966

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated



5 Pin Configuration and Functions



Pin Functions

	PIN		
NO.	NAME	TYPE	DESCRIPTION
1	VIN1	I	Switch 1 input. Recommended voltage range for this pin for optimal R _{ON} performance is 0.8 V to V _{BIAS} . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See the <i>Application Information</i> section for more information
2	VIN1	I	Switch 1 input. Recommended voltage range for this pin for optimal R _{ON} performance is 0.8 V to V _{BIAS} . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See the <i>Application Information</i> section for more information
3	ON1	I	Active high switch 1 control input. Do not leave floating
4	VBIAS	1	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.5 V. See the <i>Application Information</i> section
5	ON2	I	Active high switch 2 control input. Do not leave floating
6	VIN2	I	Switch 2 input. Recommended voltage range for this pin for optimal R _{ON} performance is 0.8 V to V _{BIAS} . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See the <i>Application Information</i> section for more information
7	VIN2	I	Switch 2 input. Recommended voltage range for this pin for optimal R _{ON} performance is 0.8 V to V _{BIAS} . Place an optional decoupling capacitor between this pin and GND for reduce VIN dip during turnon of the channel. See the <i>Application Information</i> section for more information
8	VOUT2	0	Switch 2 output
9	VOUT2	0	Switch 2 output
10	CT2	0	Switch 2 slew rate control. Can be left floating. Capacitor used on this pin mudt be rated for a minimum of 25 V for desired rise time performance
11	GND	_	Ground
12	CT1	0	Switch 1 slew rate control. Can be left floating. Capacitor used on this pin must be rated for a minimum of 25 V for desired rise time performance
13	VOUT1	0	Switch 1 output
14	VOUT1	0	Switch 1 output
_	Thermal Pad		Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the <i>Layout</i> section for layout guidelines



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT ⁽²⁾
$V_{IN1,2}$	Input voltage	-0.3	6	V
V _{OUT1,2}	Output voltage	-0.3	6	V
$V_{ON1,2}$	ON-pin voltage	-0.3	6	V
V_{BIAS}	V _{BIAS} voltage	-0.3	6	V
I_{MAX}	Maximum continuous switch current per channel		6	Α
I _{PLS}	Maximum pulsed switch current per channel, pulse <300 μs, 2% duty cycle		8	Α
TJ	Maximum junction temperature		125	°C
T _{LEAD}	Maximum lead temperature (10-s soldering time)		300	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

			VALUE	UNIT
\/	Clastrostatia diasharas	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
$V_{IN1,2}$	Input voltage		0.8	V_{BIAS}	V
V_{BIAS}	Bias voltage		2.5	5.5	V
V _{ON1,2}	ON voltage		0	5.5	V
V _{OUT1,2}	Output voltage			V _{IN}	V
V _{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	1.2	5.5	V
V _{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.5 V	0	0.5	V
C _{IN1,2}	Input capacitor	•	1 ⁽¹⁾		μF
T _A	Operating free-air temperature	(2)	-40	105	°C

⁽¹⁾ See the *Input Capacitor (Optional)* section.

6.4 Thermal Information

		TPS22966	
	THERMAL METRIC (1)	DPU (WSON)	UNIT
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	52.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	45.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.8	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part-package in the application (θ_{JA}), as given by the following equation: TA_(max) = T_{J(max)} - (θ_{JA} × P_{D(max)}).



Thermal Information (continued)

		TPS22966 DPU (WSON) 14 PINS 11.4 6.9	
	THERMAL METRIC (1)	DPU (WSON)	UNIT
		14 PINS	
ΨЈВ	Junction-to-board characterization parameter	11.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.9	°C/W

6.5 Electrical Characteristics—V_{BIAS} = 5 V

Unless otherwise noted, the specification in the following table applies where $V_{BIAS} = 5 \text{ V}$. Typical values are for $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	T _A	MIN	TYP	MAX	UNIT	
POWER SUF	PPLIES AND CURRENTS								
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0 \text{ mA},$ $V_{IN1,2} = V_{ON1,2} = V_{BIAS} =$	5 V	-40°C to +105°C		80	120	μΑ	
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0 \text{ mA}, V_{O}$ $V_{IN1,2} = V_{ON1} = V_{BIAS} = 5$		-40°C to +105°C		60	120	μΑ	
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON1,2} = 0 V, V_{OUT1,2} = 0$	V	-40°C to +105°C			2	μΑ	
			$V_{IN1,2} = 5 V$	-40°C to +105°C		0.5	8		
	V _{IN1,2} off-state supply current (per	$V_{ON1,2} = 0 V,$	$V_{IN1,2} = 3.3 \text{ V}$	-40°C to +105°C		0.1	3		
I _{IN(VIN-OFF)}	channel)	$V_{OUT1,2} = 0 \text{ V}$	V _{IN1,2} = 1.8 V	-40°C to +105°C	60 120 C	μΑ			
			V _{IN1,2} = 0.8 V	-40°C to +105°C		0.04	120 120 2 5 8 1 3 7 2 4 1 1 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23	ı	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to +105°C			1	μΑ	
RESISTANC	E CHARACTERISTICS								
				25°C		16	120 120 2 8 3 2 1 1 1 19 21 23 19 21 23 19 21 23 19 21 23 19 21 23 300		
			V _{IN} = 5 V	-40°C to +85°C			21		
				-40°C to +105°C			23		
			V _{IN} = 3.3 V	25°C		16	19	ı	
				-40°C to +85°C			21	1	
					-40°C to +105°C			23 6 19 21 23 6 19	ı
				25°C		16	120 120 2 8 3 2 1 1 1 19 21 23 19 21 23 19 21 23 19 21 23 19 21 23 19 21 23 23 21 23 21 23 23 21 23 23 21 23 23 21 23 23 21 23 21 23 23 21 23 23 21 23 23 21 23 23 21 23 23 21 23 23 21 23 23 24 25 26 27 28 28 28 28 28 28 28 28 28 28 28 28 28	ı	
			V _{IN} = 1.8 V	-40°C to +85°C				ı	
Б		$I_{OUT} = -200 \text{ mA},$		-40°C to +105°C				0	
R _{ON}	ON-state resistance (per channel)	$V_{BIAS} = 5 \text{ V}$		25°C		16		mΩ	
			V _{IN} = 1.5 V	-40°C to +85°C			21	ı	
				-40°C to +105°C			23	ı	
				25°C		16	120 120 2 8 3 2 1 1 1 19 21 23 19 21 23 19 21 23 19 21 23 19 21 23 300	ı	
			V _{IN} = 1.2 V	25°C 16 -40°C to +85°C -40°C to +105°C 25°C 16 -40°C to +85°C -40°C to +105°C 25°C 16 -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +85°C -40°C to +105°C 25°C 16 -40°C to +85°C	21	ı			
				-40°C to +105°C			23	ı	
				25°C		16	2 1 2 3 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 19 21 23 6 1	i	
			$V_{IN} = 0.8 \ V$	-40°C to +85°C				i	
				-40°C to +105°C				i	
Б	Outrat and Indonesia and interest	V 5VV 0V	45 4	-40°C to +85°C		220	19 21 23 19 21 23		
R_{PD}	Output pulldown resistance	$V_{IN} = 5 \text{ V}, V_{ON} = 0 \text{ V}, I_{OU}$	_T = 15 mA	-40°C to +105°C			330	Ω	



6.6 Electrical Characteristics— $V_{BIAS} = 2.5 \text{ V}$

Unless otherwise noted, the specification in the following table applies where $V_{BIAS} = 2.5 \text{ V}$. Typical values are for $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	T _A	MIN	TYP	MAX	UNIT
POWER SUF	PPLIES AND CURRENTS							
l	V _{BIAS} quiescent current (both	$I_{OUT1} = I_{OUT2} = 0 \text{ mA},$		–40°C to +85°C		32	37	μA
'IN(VBIAS-ON)	channels)	$V_{IN1,2} = V_{ON1,2} = V_{BIAS} =$	2.5 V	-40°C to +105°C			40	μΑ
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0 \text{ mA}, V_{O}$ $V_{IN1,2} = V_{ON1} = V_{BIAS} = 2$		-40°C to +105°C		23	40	μΑ
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON1,2} = 0 V, V_{OUT1,2} = 0$	V	-40°C to +105°C			2	μΑ
			$V_{IN1,2} = 2.5 \text{ V}$	-40°C to +105°C		0.13	3	ì
La.	V _{IN1,2} off-state supply current (per	$V_{ON1,2} = 0 V,$	$V_{IN1,2} = 1.8 \text{ V}$	-40°C to +105°C		0.07	40 40 2	
IN(VIN-OFF)	channel)	$V_{OUT1,2} = 0 V$	$V_{IN1,2} = 1.2 \text{ V}$	-40°C to +105°C		0.05		μΑ
i			$V_{IN1,2} = 0.8 \text{ V}$	-40°C to +105°C		0.04		ı
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to +105°C			1	μΑ
RESISTANC	E CHARACTERISTICS						,	
				25°C		21	27	
In(vbias-on) In(vbias-on) In(vbias-off) In(vin-off) Ion RESISTANCE		V _{IN} = 2.5 V	V _{IN} = 2.5 V	–40°C to +85°C			27	
				-40°C to +105°C			29	
				25°C		19	22	ı
			V _{IN} = 1.8 V	–40°C to +85°C			25	
				-40°C to +105°C			37 40 40 2 3 2 2 1 1 24 27 29 22 25 27 21 24 26 21 24 26 20 23 25 300	ı
				25°C		18		ı
R _{ON}	ON-state resistance	$I_{OUT} = -200 \text{ mA},$ $V_{BIAS} = 2.5 \text{ V}$	V _{IN} = 1.5 V	-40°C to +85°C				$m\Omega$
		VBIAS - 2.5 V		-40°C to +105°C			26	ı
				25°C		18	21	ı
			$V_{IN} = 1.2 \ V$	–40°C to +85°C			24	ı
				-40°C to +105°C			26	ı
				25°C		17	20	ı
			$V_{IN} = 0.8 \ V$	-40°C to +85°C			37 40 40 2 3 2 2 1 1 24 27 29 22 25 27 21 24 26 21 24 26 20 23 25 300	i
				-40°C to +105°C			37 40 40 2 3 2 2 1 1 24 27 29 22 25 27 21 24 26 21 24 26 20 23 25 300	i
D	Output mullidarina nasiatawa s	V 05VV 0VI	4 4	-40°C to +85°C		260	40 40 2 3 2 2 1 1 24 27 29 22 25 27 21 24 26 20 23 25 300	
κ_{PD}	Output pulldown resistance	$V_{IN} = 2.5 \text{ V}, V_{ON} = 0 \text{ V}, I_{O}$	DUT = 1 mA	-40°C to +105°C			330	Ω




6.7 Switching Characteristics

0.7	Switching Charact				
	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
V _{IN} = \	$V_{\rm ON} = V_{\rm BIAS} = 5 \text{ V}, T_{\rm A} = 25$	°C (unless otherwise noted)			
t_{ON}	Turnon time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	1310		
t_{OFF}	Turnoff time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	6		
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1720		μs
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2		
t_D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	460		
$V_{IN} = 0$	0.8 V, V _{ON} = V _{BIAS} = 5 V, 1	T _A = 25°C (unless otherwise noted)		· · · · · · · · ·	
t _{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	550		
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	170		
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	325		μs
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	16		
t _D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	400		
V _{IN} = 2	2.5 V, V _{ON} = 5 V, V _{BIAS} = 2	2.5 V, T _A = 25°C (unless otherwise noted)			
t _{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2050		
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	5		
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2275		μs
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2.5		
t _D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	990		
V _{IN} = 0	0.8 V, V _{ON} = 5 V, V _{BIAS} = 2	2.5 V, T _A = 25°C (unless otherwise noted)			
t _{ON}	Turnon time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1300		
t _{OFF}	Turnoff time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	130		
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	875		μs
t _F	V _{OUT} fall time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	16		
t _D	ON delay time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	870		
		· ·			



6.8 Typical DC Characteristics




Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated



Typical DC Characteristics (continued)




Copyright © 2012–2016, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical DC Characteristics (continued)




Product Folder Links: TPS22966

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated




Typical DC Characteristics (continued)



TEXAS INSTRUMENTS

6.9 Typical AC Characteristics

At $T_A = 25^{\circ}C$, CT = 1 nF





Submit Documentation Feedback


 $C_L = 0.1 \ \mu F$



Typical AC Characteristics (continued)











Figure 30. Turnoff Response Time


Submit Documentation Feedback



7 Parameter Measurement Information



Test Circuit



(A) Rise and fall times of the control signal is 100 ns.

Figure 31. Test Circuit and ton-toff Waveforms




8 Detailed Description

8.1 Overview

The TPS22966 device is a dual-channel, 6-A load switch in a 14-terminal SON package. To reduce the voltage drop in high current rails, the device implements an low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 ON and OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

8.3.2 Input Capacitor (Optional)


To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN}, placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

8.3.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a C_{IN} greater than C_{L} is highly recommended. A C_{L} greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_{L} ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see Figure 4).

8.3.4 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device is still functional if $V_{IN} > V_{BIAS}$ but it exhibits R_{ON} greater than what is listed in the *Electrical Characteristics* table. See Figure 32 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Make sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .



 $V_{IN} > V_{BIAS}$ $I_{OUT} = -200 \text{ mA}$

Figure 32. On-Resistance vs Input Voltage Single Channel



8.4 Device Functional Modes

Table 1 lists the TPS22966 functions.

Table 1. Functions Table

ONx	VINx to VOUTx	VOUTx to GND			
L	Off	On			
Н	On	Off			



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This application demonstrates how the TPS22966 can be used to limit inrush current when powering on downstream modules.

9.2 Typical Application




Figure 33. Typical Application Circuit

9.2.1 Design Requirements

Table 2 shows the TPS22966 desgin parameters.

Table 2. Design Parameters

DESIGN PARAMETER	VALUE			
Input voltage	3.3 V			
Bias voltage	5 V			
Load capacitance (C _L)	22 μF			
Maximum acceptable inrush current	400 mA			

9.2.2 Detailed Design Procedure

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 1.

Inrush Current = $C \times dV/dt$

where

- · C is the output capacitance
- dV is the output voltage
- dt is the rise time

The TPS22966 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turnon. The appropriate rise time can be calculated using Table 2 and Equation 1 as shown in Equation 2.

$$400 \text{ mA} = 22 \mu \text{F} \times 3.3 \text{ V/dt}$$
 (2)

 $dt = 181.5 \,\mu s$ (3)



To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5 us. See the oscilloscope captures in the Application Curves section for an example of how the CT capacitor can be used to reduce inrush current.

9.2.2.1 Adjustable Rise Time

A capacitor to GND on the CTx pins sets the slew rate for each channel. To ensure desired performance, a capacitor with a minimum voltage rating of 25 V must be used on the CTx pin. An approximate formula for the relationship between CTx and slew rate is given in Equation 4. Equation 4 accounts for 10% to 90% measurement on V_{OUT} and does **NOT** apply for CTx = 0 pF. (Use Table 3 to determine rise times for when CTx = 00 pF).

$$SR = 0.32 \times CT + 13.7$$

where

- SR is the slew rate (in µs/V)
- CT is the capacitance value on the CTx pin (in pF)
- The units for the constant 13.7 is in μ s/V.

(4)Rise time can be calculated by multiplying the input voltage by the slew rate. Table 3 shows rise time values


measured on a typical device. Rise times shown in Table 3 are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition, and the ON pin is asserted high.

Table 3. Rise Time Values

CTv (nE)	RISE TIME (µs) 10% - 90%, $C_L = 0.1 \mu F$, $C_{IN} = 1 \mu F$, $R_L = 10 \Omega$												
CTx (pF)	⁽¹⁾ 5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.8 V						
0	124	88	63	60	53	49	42						
220	481	323	193	166	143	133	109						
470	855	603	348	299	251	228	175						
1000	1724	1185	670	570	469	411	342						
2200	3328	2240	1308	1088	893	808	650						
4700	7459	4950	2820	2429	1920	1748	1411						
10000	16059	10835	6040	5055	4230	3770	3033						

⁽¹⁾ TYPICAL VALUES at 25°C, $V_{BIAS} = 5 \text{ V}$, 25 V X7R 10% CERAMIC CAP.

9.2.3 Application Curves



10 Power Supply Recommendations

The device is designed to operate from a VBIAS range of 2.5 V to 5.5 V and a VIN range of 0.8 V to VBIAS.

11 Layout

11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

11.2 Layout Example

Notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.




Figure 36. PCB Layout Example

11.3 Thermal Considerations

The maximum IC junction temperature must be restricted to 125°C under normal operating conditions. To calculate the maximum allowable power dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 5:

$$P_{\text{D(max)}} = \frac{T_{\text{J(max)}} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where

- P_{D(max)} is the maximum allowable power dissipation
- T_{J(max)} is the maximum allowable junction temperature (125°C for the TPS22966)
- T_A is the ambient temperature of the device



Thermal Considerations (continued)

θ_{JA} is the junction to air thermal impedance. See the *Thermal Information* section. This parameter is highly dependent upon board layout.

Submit Documentation Feedback
Product Folder Links: TPS22966



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- TPS22966 Dual Channel Load Switch in Parallel Configuration, SLVA585A
- Basics of Load Switches, SLVA652
- Managing Inrush Current, SLVA670A
- Quiescent Current vs Shutdown Current for Load Switch Power Consumption, SLVA757
- Using the TPS22966EVM-007, SLVU757A
- Load Switch Thermal Considerations, SLVUA74

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Trademarks

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

18-Jul-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS22966DPUR	ACTIVE	WSON	DPU	14	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB966	Samples
TPS22966DPUT	ACTIVE	WSON	DPU	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	RB966	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

18-Jul-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22966:

Automotive: TPS22966-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Aug-2018

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22966DPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22966DPUR	WSON	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22966DPUT	WSON	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

www.ti.com 15-Aug-2018



*All dimensions are nominal

7 III GITTIOTOTOTO GEO TIOTITICA								
Device	Package Type	Package Drawing Pi		SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS22966DPUR	WSON	DPU	14	3000	210.0	185.0	35.0	
TPS22966DPUR	WSON	DPU	14	3000	210.0	185.0	35.0	
TPS22966DPUT	WSON	DPU	14	250	210.0	185.0	35.0	



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- Ç. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. This package is Pb-free.



DPU (R-PWSON-N14)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4211395/C 04/15

NOTE: All linear dimensions are in millimeters



DPU (R-PWSON-N14)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.