**DGG PACKAGE** 



- Suited for SVGA, XGA, or SXGA Display **Data Transmission From Controller to Display With Very Low EMI**
- **Three Data Channels and Clock** Low-Voltage Differential Channels In and 21 Data and Clock Low-Voltage TTL **Channels Out**
- **Operates From a Single 3.3-V Supply**
- **Tolerates 4-kV HBM ESD**
- Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
- Consumes Less Than 1 mW When Disabled
- Wide Phase-Lock Input Frequency Range of 31 MHz to 68 MHz
- No External Components Required for PLL
- Inputs Meet or Exceed the Standard Requirements of ANSI EIA/TIA-644 **Standard**
- Improved Replacement for the DS90C364 and SN75LVDS86
- **Improved Jitter Tolerance**
- See SN65LVDS86A-Q1 Data Sheet for Information About the Automotive **Qualified Version**

#### (TOP VIEW) D17 48 🛮 V<sub>CC</sub> D18 **∏** 47 D16 2 GND [] 3 46 D15 D19 🛮 4 45 D14 D20 **1** 5 44 ∏ GND NC ∏ 6 43 D13 LVDSGND 42 VCC AOM $\Pi$ 41 **Π** D12 40 D11 A0P **∏** 9 A1M **1** 10 39**∏** D10 A1P **∏** 38 | GND 11 LVDSV<sub>CC</sub> 12 37 D9 36 V<sub>CC</sub> LVDSGND 1 13 35 D8 14 A2P □ 34 D7 15 CLKINM **∏** 16 33 **∏** D6 CLKINP [ 17 32 **∏** GND LVDSGND 1 18 31 **D** D5 PLLGND **□** 19 30 **∏** D4 PLLV<sub>CC</sub> [] 20 29 **∏** D3 PLLGND 1 21 28 🛛 V<sub>CC</sub> SHTDN I 22 27 D2 CLKOUT [ 23 26 D1 24 25 T GND ро П

NC - Not connected

#### description

The SN65LVDS86A/SN75LVDS86A FlatLink™ receiver contains three serial-in 7-bit parallel-out shift registers and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, '83, '84, or '85, over four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage LVTTL synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input clock (CLKIN) rate. The data is then unloaded to a 21-bit-wide LVTTL parallel bus at the CLKIN rate. The LVDS86A presents valid data on the falling edge of the output clock (CLKOUT).

The 'LVDS86A requires only four line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The SN75LVDS86A is characterized for operation over ambient free-air temperatures of 0°C to 70°C. The SN65LVDS86A is characterized for operation over the full Automotive temperature range of -40°C to 125°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments Incorporated

ISTRUMENTS POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

### functional block diagram



SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007





Figure 1. SN65LVDS86A/SN75LVDS86A Load and Shift Timing Sequences

# equivalent input and output schematic diagrams





SLLS318D - NOVEMBER 1998 - REVISED NOVEMBER 2007

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

NOTES: 1. All voltage values are with respect to the GND terminals unless otherwise noted.

2. This rating is measured using MIL-STD-883C Method, 3015.7.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \le 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
DGG	1637 mW	13.1 mW/°C	1048 mW	327 mW

<sup>&</sup>lt;sup>‡</sup>This is the inverse of the junction-to-ambient thermal resistance when board mounted and with no air flow.

### recommended operating conditions (see Figure 2)

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		3	3.3	3.6	V
High-level input voltage, V <sub>IH</sub> (SHTDN)		2			V
Low-level input voltage, V <sub>IL</sub> (SHTDN)				0.8	V
Magnitude differential input voltage,  V <sub>ID</sub>		0.1		0.6	V
Common-mode input voltage, V <sub>IC</sub>		$\frac{ V_{\text{ID}} }{2}$	2	$2.4 - \frac{ V_{ID} }{2}$	V
0 11 1 11 11	SN75LVDS86A	0		70	
Operating free-air temperature, T <sub>A</sub>	SN65LVDS86A	-40		125	°C

### timing requirements

	MIN	NOM	MAX	UNIT
Cycle time, input clock, t <sub>C</sub> §	14.7	t <sub>C</sub>	32.4	ns

<sup>§</sup> Parameter t<sub>c</sub> is defined as the mean duration of a minimum of 32 000 clock cycles.



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input threshold voltage					100	mV
VIT-	Negative-going differential input threshold voltage <sup>‡</sup>			-100			mV
Vон	High-level output voltage	$I_{OH} = -4 \text{ mA}$		2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 4 mA				0.4	V
		Disabled,	All inputs to GND			280	μΑ
		Enabled, AnM = 1.4 V,	,		33	40	
Icc	Quiescent current (average)	Enabled, Grayscale patt t <sub>C</sub> = 15.38 ns		43		mA	
		Enabled, Worst-case pa t <sub>C</sub> = 15.38 ns		68			
lіН	High-level input current (SHTDN)	VIH = VCC				±20	μΑ
	Lauring Cutton	., .	SN75LVDS86A			±20	•
I L	Low-level input current (SHTDN)	V <sub>IL</sub> = 0	SN65LVDS86A			±25	μΑ
lį	Input current A inputs	$0 \le V_I \le 2.4 \text{ V}$	0 ≤ V <sub>I</sub> ≤ 2.4 V			±20	μΑ
loz	High-impedance output current	VO = 0 or $VCC$	<u> </u>			±10	μΑ

 $<sup>^{\</sup>dagger}$  All typical values are at VCC = 3.3 V, TA = 25°C.

### switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>su</sub>	Setup time, D0–D20 to CLKOUT↓	0 0 5 0 5 5 0 5	5			ns
t <sub>h</sub>	Data hold time, CLKOUT↓ to D0-D20	C <sub>L</sub> = 8 pF, See Figure 5	5			ns
t(RSKM)	Receiver input skew margin§ (see Figure 7)	$t_{\rm C}$ = 15.38 ns (±0.2%),  Input clock jitter  < 50 ps¶,	550	700		ps
t <sub>d</sub>	Delay time, CLKIN↑ to CLKOUT↓ (see Figure 7)	$V_{CC} = 3.3 \text{ V},$ $t_{C} = 15.38 \text{ ns } (\pm 0.2\%), T_{A} = 25^{\circ}\text{C}$	3	5	7	ns
t <sub>en</sub>	Enable time, SHTDN to phase lock	See Figure 7		1		ms
t <sub>dis</sub>	Disable time, SHTDN to off state	See Figure 8		400		ns
t <sub>t</sub>	Transition time, output (10% to 90% $t_{\Gamma}\text{or}t_f)$ (data only)	C <sub>L</sub> = 8 pF		3		ns
t <sub>t</sub>	Transition time, output (10% to 90% $t_{\rm f}$ or $t_{\rm f}$ ) (clock only)	C <sub>L</sub> = 8 pF		1.5		ns
t <sub>W</sub>	Pulse duration, output clock			0.50 t <sub>C</sub>		ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

<sup>§</sup> The parameter  $t_{(RSKM)}$  is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this parameter at clock periods other than 15.38 ns can be calculated from  $t_{RSKM} = t_c/14 - 550$  ps.

 $<sup>\</sup>P$  |Input clock jitter| is the magnitude of the change in input clock period.






Figure 2. Voltage Definitions



NOTE A: The 16-grayscale test-pattern test device power consumption for a typical display pattern.

Figure 3. 16-Grayscale Test-Pattern Waveforms



NOTE A: The worst-case test pattern produces nearly the maximum switching frequency for all of the LVTTL outputs.

Figure 4. Worst-Case Test-Pattern Waveforms







Figure 5. Setup and Hold Time Waveforms



NOTE A: CLKIN is advanced or delayed with respect to data until errors are observed at the receiver outputs. The advance or delay is then reduced until there are no data errors observed. The magnitude of the advance or delay is t<sub>(RSKM)</sub>.

Figure 6. Receiver Input Skew Margin, Setup/Hold Time, and Delay Time Definitions






Figure 7. Enable Time Waveforms




Figure 8. Disable Time Waveforms

# **TYPICAL CHARACTERISTICS**





Figure 9. RMS Grayscale I<sub>CC</sub> vs Clock Frequency



# **APPLICATION INFORMATION**




NOTES: A. The four 100- $\Omega$  terminating resistors are recommended to be 0603 types.

B. NA - not applicable, these unused inputs should be left open.

Figure 10. 18-Bit Color Host to Flat Panel Display Application

#### **APPLICATION INFORMATION**



NOTES: A. The four 100- $\Omega$  terminating resistors are recommended to be 0603 types.

B. NA - not applicable, these unused inputs should be left open.

Figure 11. 24-Bit Color Host to 18-Bit Color LCD Panel Display Application

See the *FlatLink*™ *Designer's Guide* (SLLA012) for more application information.





17-Jun-2016

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
0.40.45.0 50.100	(1)	r demage Type	Drawing		Qty	(2)	(6)	(3)	op romp ( o)	(4/5)	Campioo
SN65LVDS86AQDGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples
SN65LVDS86AQDGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	65LVDS86AQ	Samples
SN75LVDS86ADGG	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS86A	Samples
SN75LVDS86ADGGG4	ACTIVE	TSSOP	DGG	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75LVDS86A	Samples
SN75LVDS86ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		SN75LVDS86A	Samples
SN75LVDS86ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		SN75LVDS86A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

17-Jun-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN65LVDS86A:

Automotive: SN65LVDS86A-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Dec-2017

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS86AQDGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN75LVDS86ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Dec-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS86AQDGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN75LVDS86ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0

# DGG (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.