- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain three independent 3-input NOR gates.

The SN5427 and SN54LS27 are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ . The SN7427 and SN74LS27 are characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

#### FUNCTION TABLE (each gate)

	NPUT	s	OUTPUT
Α	В	С	Y
Н	х	x	Ļ
Х	Н	х	L
X	Х	Н	L
L	L	L	н

#### logic symbol†




<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN5427, SN54LS27...J OR W PACKAGE SN7427...N PACKAGE SN74LS27...D OR N PACKAGE (TOP VIEW)


1 A □	1	U14 D VCC
1B 🗖	2	13 <u> </u> ] 1C
2A 🗆	3	12 <b> </b> ] 1Y
2B 🗖	4	11D 3C
2C 🗖	5	10 3B
2Y 🗖	6	9 🛚 3A
GND 🗖	7	8 🗖 3 Y

SN54LS27 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### logic diagram



#### positive logic

 $Y = \overline{A + B + C}$  or  $Y = \overline{A \cdot B \cdot C}$ 



### recommended operating conditions

			SN5427			SN7427			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VGC	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧	
$V_{IH}$	High-level input voltage	2	•		2			٧	
VIL	Low-level input voltage			8,0			0.8	٧	
Іон	High-level output current			- 0.8			- 0.8	mΑ	
lo L	Low-level output current			16			16	mΑ	
TA	Operating free-air temperature	- 55		125	0		70	°c	

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	-		SN5427	,		SN7427	,	LIBLIT		
FANAMETER		TEST CONDIT	MIN	TYP ‡	MAX	MIN	TYP ‡	MAX	UNIT	
Vικ	V <sub>CC</sub> = MIN,	I <sub>1</sub> = - 12 mA				<b>- 1.5</b>			- 1.5	٧
۷ОН	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = -0.8 mA	2.4	3.4		2.4	3.4	i	V
۷٥٢	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 16 mA	<b></b>	0.2	0.4		0.2	0.4	٧
l <sub>I</sub>	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
ήн	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V			•	40			40	μΑ
կլ	VCC = MAX,	V1 = 0.4 V				- 1.6			- 1.6	mΑ
los §	V <sub>CC</sub> = MAX			- 20		- 55	- 18		- 55	mA
ІССН	VCC = MAX,	VI = 0 V	<del> </del>		10	16		10	16	mA
<sup>I</sup> CCL	V <sub>CC</sub> = MAX,	See Note 2			16 ,	26		16	26	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: One input at 4.5 V, all others at GND.

## switching characteristics, VCC = 5 V, TA = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONI	TEST CONDITIONS				
tPLH	A, B or C	v	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF		10	15	ns
tpHL	A, B UI C	,	11[ - 400 32,	C[ - 10 h		7	11	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . § Not more than one output should be shorted at a time.

# SN54LS27, SN74LS27 TRIPLE 3-INPUT POSITIVE-NOR GATES

#### recommended operating conditions

•		S	SN54LS27 SN74LS			N74LS2	7	UNIT
_		MIN	NOM	MAX	MIN	NOM	MAX	CNII
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			٧
VIL	Low-level input voltage			0.7			0.8	٧
Іон	High-level output current			- 0.4			- 0.4	mΑ
loL	Low-level output current			4			В	mA
TΑ	Operating free-air temperature	<b>– 55</b>		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54LS	27	S	N74LS2	7	TINU		
PARAMETER		TEST CONDI	HOM2 T	MIN	TYP‡	MAX	MIN	TYP ‡	MAX	UNIT
۷ıĸ	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA				<b>– 1.5</b>			<b>– 1.5</b>	>
Voн	V <sub>CC</sub> - MIN,	V <sub>IL</sub> = MAX,	I <sub>OH</sub> = − 0.4 mA	2.5	3.4		2.7	3.4		٧
.,	VCC = MIN,	V <sub>1H</sub> = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IOL = 8 mA					0.35	0.5	
l <sub>l</sub>	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V				0.1			0.1	mA
ин	VCC = MAX,	V <sub>1</sub> = 2.7 V				20			20	μΑ
l(L	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V	*			- 0.4			0.4	mA
IOS §	V <sub>CC</sub> = MAX			- 20		- 100	20		- 100	mA
Іссн	V <sub>CC</sub> = MAX.	V <sub>I</sub> = 0 V			2	4		2	4	mΑ
lccr	VCC = MAX.	See Note 2			3.4	6.8		3.4	6.8	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: One input at 4.5 V, all others at GND.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
tPLH	A B == C	<b>,</b>	R <sub>L</sub> = 2 kΩ,	C <sub>1</sub> = 15 pF		10	15	пѕ
t <sub>PHL</sub>	A, B or C	, 	n 2 ksz,	C[ - 15 pF		10	15	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. § Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.





15-Apr-2017

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/30302B2A	ACTIVE	LCCC	FK	20	1	(2) TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30302B2A	Samples
JM38510/30302BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BCA	Samples
JM38510/30302BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BCA	Samples
JM38510/30302BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BDA	Samples
JM38510/30302BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BDA	Samples
M38510/30302B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30302B2A	Samples
M38510/30302B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30302B2A	Samples
M38510/30302BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BCA	Samples
M38510/30302BCA	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BCA	Samples
M38510/30302BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BDA	Samples
M38510/30302BDA	ACTIVE	CFP	W	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30302BDA	Samples
SN54LS27J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS27J	Samples
SN54LS27J	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS27J	Samples
SN74LS27D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS27	Samples
SN74LS27D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS27	Samples
SN74LS27DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS27	Samples
SN74LS27DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS27	Samples





**Orderable Device** 

SN74LS27DRE4

SN74LS27DRE4

SN74LS27N

SN74LS27N

SN74LS27NE4

SN74LS27NE4

SN74LS27NSR

SN74LS27NSR

SNJ54LS27FK

SNJ54LS27FK

SNJ54LS27J

SNJ54LS27J

SNJ54LS27W

SNJ54LS27W

www.ti.com

SOIC

SOIC

**PDIP** 

**PDIP** 

PDIP

PDIP

SO

SO

LCCC

LCCC

CDIP

CDIP

CFP

CFP

Status

(1)

**ACTIVE** 

**ACTIVE** 

ACTIVE

ACTIVE

ACTIVE

ACTIVE

ACTIVE

ACTIVE

**ACTIVE** 

**ACTIVE** 

ACTIVE

**ACTIVE** 

ACTIVE

**ACTIVE** 

Package Type Package Pins Package

Drawing

D

D

Ν

Ν

Ν

Ν

NS

NS

FΚ

FK

J

J

W

W

14

14

14

14

14

14

14

14

20

20

14

14

14

14

15-Apr-2017 MSL Peak Temp Op Temp (°C) **Device Marking** Samples (4/5)Level-1-260C-UNLIM 0 to 70 LS27 Samples LS27 Level-1-260C-UNLIM 0 to 70 Samples N / A for Pkg Type SN74LS27N 0 to 70 Samples N / A for Pkg Type SN74LS27N 0 to 70 Samples N / A for Pkg Type SN74LS27N 0 to 70 Samples N / A for Pkg Type SN74LS27N 0 to 70 Samples Level-1-260C-UNLIM 74LS27 0 to 70 Samples 74LS27 Level-1-260C-UNLIM 0 to 70 Samples N / A for Pkg Type SNJ54LS -55 to 125 Samples 27FK SNJ54LS N / A for Pkg Type -55 to 125 Samples 27FK

SNJ54LS27J

SNJ54LS27J

SNJ54LS27W

SNJ54LS27W

Samples

Samples

Samples

Samples

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**Eco Plan** 

(2)

Green (RoHS

& no Sb/Br)

Green (RoHS

& no Sb/Br)

Pb-Free

(RoHS)

Pb-Free

(RoHS)

Pb-Free

(RoHS)

Pb-Free

(RoHS)

Green (RoHS

& no Sb/Br)
Green (RoHS

& no Sb/Br)

TBD

TBD

TBD

**TBD** 

TBD

TBD

Qty

2500

2500

25

25

25

25

2000

2000

1

1

1

1

1

1

Lead/Ball Finish

(6)

CU NIPDAU

**CU NIPDAU** 

POST-PLATE

POST-PLATE

A42

A42

A42

A42

N / A for Pkg Type

-55 to 125

-55 to 125

-55 to 125

-55 to 125

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(1)</sup> The marketing status values are defined as follows:

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

### PACKAGE OPTION ADDENDUM



15-Apr-2017

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS27, SN74LS27:

Catalog: SN74LS27

Military: SN54LS27

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



#### **TAPE DIMENSIONS**



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS27DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LS27NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Jul-2012



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS27DR	SOIC	D	14	2500	367.0	367.0	38.0
SN74LS27NSR	SO	NS	14	2000	367.0	367.0	38.0

# FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# D (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.