

Switch-Mode Power Supplies

Voltage and Current Sensing

Alarms, Detectors, and Sensors

D (SOIC) OR PW (TSSOP) PACKAGE (TOP VIEW)

COMF

16 40UT

15 4IN-

14] 4IN+

13 V_{cc-}

12 3IN+

11 3IN-

10 30UT

9 CATHODE

Power-Good, Overvoltage, Undervoltage,

APPLICATIONS

10UT 11

1IN-

1IN+ 3

 V_{cc+} 4

2IN+ 5

2IN-[6

20UT 7

V_{REF} [8

Battery Chargers

Overcurrent Detection

Window Comparators

сомр

SLVS602-MARCH 2006

FEATURES

- OPERATIONAL AMPLIFIERS
 - Low Supply Current...200 µA/A
 - Medium Speed…2.1 MHz
 - Low-Level Output Voltage Close to V_{CC-} ...0.1 V Typ (R_L = 10 k Ω)
 - Input Common-Mode Voltage Range Includes Ground
- COMPARATORS
 - Low Supply Current...200 μ A/A (V_{CC} = 5 V)
 - Input Common-Mode Voltage Range Includes Ground
 - Low Output Saturation Voltage...
 Typically 250 mV (I_{sink} = 4 mA)
- VOLTAGE REFERENCE
 - Adjustable Output Voltage...V_{REF} to 36 V
 - Sink Current Capability...1 mA to 100 mA
 - 0.4% (A Grade) and 1% (Standard Grade)
 Precision
 - Latch-Up Immunity

DESCRIPTION/ORDERING INFORMATION

The TSM102 and TMS102A combine the building blocks of a dual operational amplifier, a dual comparator, and a precision voltage reference, all of which often are used to implement a wide variety of power-management functions, including overcurrent detection, undervoltage/overvoltage detection, power-good detection, window comparators, error amplifiers, etc. Additional applications include alarm and detector/sensor applications.

The TSM102A offers a tight V_{REF} tolerance of 0.4% at 25°C. The TSM102 and TSM102A are characterized for operation from -40° C to 85°C.

ORDERING INFO	RMATION

T _A	MAX V _{REF} TOLERANCE (25°C)	PACK	(AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		SOIC – D	Tube of 75	TSM102AID	TSM102AI
	A grade:	50IC - D	Reel of 2500	TSM102AIDR	TSIMTUZAI
	0.4% precision	TSSOP – PW	Tube of 90	TSM102AIPW	SN102AI
-40°C to 85°C		1330P - PW	Reel of 2000	TSM102AIPWR	SINTUZAI
-40°C 10 85°C		SOIC – D	Tube of 75	TSM102ID	TOMAGO
	Standard grade:	50IC - D	Reel of 2500	TSM102IDR	TSM102I
	1% precision	TSSOP – PW	Tube of 90	TSM102IPW	SN14021
		1350P - PW	Reel of 2000	TSM102IPWR	- SN102I

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS602-MARCH 2006

Absolute Maximum Ratings⁽¹⁾

over free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage			36	V	
V_{ID}	Input differential voltage			36	V	
VI	Input voltage range	nput voltage range				
I _{KA}	Voltage reference cathode current		100	mA		
0	Package thermal impedance ⁽²⁾⁽³⁾	D package		73	°C/W	
θ_{JA}	Package thermal impedance (2)(0)	PW package		108		
TJ	Maximum junction temperature			150	°C	
T _{stg}	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) - T_A)/θ_{JA}. Selecting the maximum of 150°C can affect reliability.
 (3) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage	3	30	V
V _{ID}	Comparator differential input voltage		$V_{CC+} - V_{CC-}$	V
V _{KA}	Cathode-to-anode voltage	V _{REF}	36	V
Ι _K	Reference cathode current	1	100	mA
T _A	Operating free-air temperature	-40	85	°C

Total Device Electrical Characteristics

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
	Total supply current,	V = 5 V V = 0 V No load	25°C		0.8	1.5	m A
ICC	excluding reference cathode current	$V_{CC+} = 5 V$, $V_{CC-} = 0 V$, No load	Full range			2	mA

SLVS602-MARCH 2006

Operational Amplifier Electrical Characteristics

 $V_{\rm CC+}$ = 5 V, $V_{\rm CC-}$ = GND, R1 connected to $V_{\rm CC}/2$ (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	T _A	MIN	TYP	MAX	UNIT	
V	Input offect voltage			25°C		1	4.5	mV	
V _{IO}	Input offset voltage			Full range			6.5	mv	
αV_{IO}	Input offset voltage drift			25°C		10		μV/°C	
	Input offect ourrent			25°C		5	20	nA	
I _{IO}	Input offset current			Full range			40	ПА	
	Input biog gurrent			25°C		20	100	~ ^	
I _{IB}	Input bias current			Full range			200	nA	
^		V _{CC+} = 30 V, R1 = 10 kΩ,	25°C	50	100				
A _{VD}	Large-signal voltage gain	$V_0 = 5 V \text{ to } 25 V$		Full range	25			V/mV	
k _{SVR}	Supply-voltage rejection ratio	$V_{CC+} = 5 V \text{ to } 30 V$		25°C	80	100		dB	
	Input common mode veltage			25°C	V _{CC-}		V _{CC+} – 1.8	V	
V _{ICM} Input	Input common-mode voltage		Full range	V _{CC-}		V _{CC+} – 2.2	v		
CMRR	Common-mode rejection ratio	$V_{CC+} = 30 \text{ V},$ $V_{ICM} = 0 \text{ V to } V_{CC+} - 1.8 \text{ V}$		25°C	70	90		dB	
	Chart circuit ourrent		Source	25°C	3	6		~ ^	
I _{SC}	Short-circuit current	$V_{ID} = \pm 1 V, V_{O} = 2.5 V$	Sink	25 C	3	6		mA	
V	Lligh lovel output veltage	V 20 V D 10 k0		25°C	27	28		V	
V _{OH}	High-level output voltage	$V_{CC+} = 30 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$		Full range	26			v	
V		D 10 k0		25°C		130	170	mV	
V _{OL}	Low-level output voltage	$R_L = 10 \ k\Omega$		Full range			200	mv	
SR	Slew rate	$ \begin{array}{c} V_{CC} = \pm 15 \ \text{V}, \ C_L = 100 \ \text{pF}, \\ V_I = \pm 10 \ \text{V}, \ R_L = 10 \ \text{k}\Omega \end{array} $		25°C	1.3	2		V/µs	
GBW	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, \text{ f}$	= 100 kHz	25°C	1.4	2.1		MHz	
Φm	Phase margin	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		25°C		45		0	
THD	Total harmonic distortion			25°C		0.01		%	
Vn	Equivalent input noise voltage	f = 1 kHz		25°C		19		nV/√Hz	



SLVS602-MARCH 2006

Comparator Electrical Characteristics

 $V_{CC+} = 5 \text{ V}, V_{CC-} = \text{GND} \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT	
V	Input offset voltage		25°C			5	mV	
V _{IO}	input onset voltage		Full range			9	mv	
V _{ID}	Comparator differential input voltage		Full range			V _{CC+}	V	
1	Input offset current		25°C		50		nA	
Input offset current			Full range 15			150	ΠA	
1	Innut high ourrent		25°C			250	~ ^	
I _{IB}	Input bias current		Full range			400	nA	
I _{OH} Ніс	Ligh lovel output ourrest	V 1VV V 20V	25°C		0.1		nA	
	High-level output current	$V_{ID} = 1 V, V_{CC} = V_{O} = 30 V$	Full range			1	μΑ	
V			25°C		250	400	mV	
V _{OL}	Low-level output voltage	$V_{ID} = -1 V$, $I_{sink} = 4 mA$	Full range			700	mv	
A _{VD}	Large-signal voltage gain	$V_{CC+} = 15$ V, R1 = 15 kΩ, V _O = 1 V to 11 V	25°C		200		V/mV	
I _{sink}	Output sink current	$V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V}$	25°C	6	16		mA	
M	Input common-mode		25°C	0		V _{CC+} – 1.5	V	
V _{ICM}	voltage range		Full range	0		$V_{CC+} - 2$	v	
t _{RESP}	Response time ⁽¹⁾	R1 = 5.1 k Ω to V _{CC+} , V _{REF} = 1.4 V	25°C		1.3		μs	
t _{RESP,large}	Large-signal response time	R1 = 5.1 kΩ to V _{CC+} , V _{REF} = 1.4 V, V _I = TTL	25°C		300		ns	

(1) The response-time specification is for 100-mV input step with 5-mV overdrive. For larger overdrive signals, 300 ns can be obtained.


SLVS602-MARCH 2006


Voltage-Reference Electrical Characteristics

	PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
V	Reference voltage ⁽¹⁾	TSM102	$V_{KA} = V_{REF}, I_K = 10 \text{ mA},$	25°C	2.475	2.5	2.525	V
V _{REF}	Reference vollage	TSM102A	See Figure 1	25°C	2.49	2.5	2.51	v
ΔV_{REF}	Reference input voltage deviation ver temperature range ⁽¹⁾		$V_{KA} = V_{REF}$, $I_K = 10$ mA, See Figure 1	Full range		7	30	mV
	Average temperature coefficient of reference input voltage ⁽²⁾		$V_{KA} = V_{REF}$, $I_K = 10 \text{ mA}$	Full range		±22	±100	ppm/°C
V _{REF} V _{KA}	Ratio of change in reference voltage to change in cathode voltage		$V_{KA} = 3 V \text{ to } 36 V, I_K = 10 \text{ mA},$ See Figure 2	25°C		-1.1	-2	mV/V
	Defenses insut summer		$I_{K} = 10 \text{ mA}, \text{R1} = 10 \text{ k}\Omega, \text{R2} = \infty,$	25°C		1.5	2.5	
I _{REF}	Reference input current		See Figure 2	Full range			3	μA
ΔI_{REF}	Reference input current deviation over temperature range		I_{K} = 10 mA, R1 = 10 k Ω , R2 = ∞ , See Figure 2	Full range		0.5	1	μΑ
I _{min}	Minimum cathode current for regulation	nt	V _{KA} = V _{REF} , See Figure 1	25°C		0.5	1	mA
I _{K,OFF}	Off-state cathode current		See Figure 3	25°C		180	500	nA

ΔV_{REF} is defined as the difference between the maximum and minimum values obtained over the full temperature range. ΔV_{REF} = V_{REF(MAX)} - V_{REF(MIN)}
 The temperature coefficient is defined as the slopes (positive and negative) of the voltage vs temperature limits within which the

reference voltage is specified.





SLVS602-MARCH 2006



PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuit for $V_{KA} = V_{REF}$




Figure 2. Test Circuit for $V_{KA} > V_{REF}$




Figure 3. Test Circuit for I_{OFF}





SLVS602-MARCH 2006


TYPICAL CHARACTERISTICS

AMPLIFIER TOTAL HARMONIC DISTORTION

Figure 4.










Figure 5.

V_{REF} STABILITY VS CAPACITANCE





Figure 7.

Figure 6.

SLVS602-MARCH 2006



TYPICAL CHARACTERISTICS (continued)





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TSM102AID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSM102AI	Samples
TSM102AIDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSM102AI	Samples
TSM102AIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSM102AI	Samples
TSM102AIPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SN102AI	Samples
TSM102AIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SN102AI	Samples
TSM102AIPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SN102AI	Samples
TSM102ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSM102I	Samples
TSM102IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TSM102I	Samples
TSM102IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SN102I	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



www.ti.com

PACKAGE OPTION ADDENDUM

10-Jun-2014

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSM102AIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM102AIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TSM102IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM102IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSM102AIDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM102AIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TSM102IDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM102IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated