STL130N8F7



N-channel 80 V, 3.0 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD	Ртот
STL130N8F7	80 V	3.6 mΩ	120 A	135 W

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL130N8F7	130N8F7	PowerFLAT™ 5x6	Tape and reel

Contents STL130N8F7

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 type C package information	9
	4.2	PowerFLAT™ 5x6 packing information	11
5	Revisio	n history	13

STL130N8F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	80	V
V_{GS}	Gate-source voltage	±20	V
I _D (1)	Drain current (continuous) at T _C = 25 °C	120	А
ID ^(*)	Drain current (continuous) at T _C = 100 °C	93	А
I _D ⁽²⁾	Drain current (continuous) at T _{pcb} = 25 °C	26	А
ID ⁽⁻⁾	Drain current (continuous) at T _{pcb} = 100 °C	19	A
I _{DM} ⁽¹⁾⁽³⁾	Drain current (pulsed)	480	Α
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	104	Α
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C	135	W
P _{TOT} ⁽²⁾	Total dissipation at T _{pcb} = 25 °C	4.8	W
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	515	mJ
T _{stg}	Storage temperature range	55 to 175	°C
Tj	Operating junction temperature range		C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.1	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

Notes:

 $^{(1)}$ When mounted on FR-4 board of 1 inch², 2oz Cu, t < 10 s

 $[\]ensuremath{^{(1)}}\xspace$ This value is rated according to $R_{thj\text{-}case}$ and is limited by package.

 $[\]ensuremath{^{(2)}}\mbox{This}$ value is rated according to $R_{\mbox{\scriptsize thj-pcb}}.$

 $^{^{(3)}}$ Pulse width is limited by safe operating area.

 $^{^{(4)}}Starting~T_J=25~^{\circ}C,~I_D=18.5~A,~V_{DD}=50~V$

Electrical characteristics STL130N8F7

2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

Table 4: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	80			V
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V},$ $T_{J} = 125 \text{ °C}^{(1)}$			10	μΑ
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = 20 \text{ V}$			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.5		4.5	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 13 A		3.0	3.6	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	6340	ı	pF
Coss	Output capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 40 \text{ V},$	ı	1195	ı	pF
Crss	Reverse transfer capacitance	f = 1 MHz	-	105	-	pF
Qg	Total gate charge	$V_{DD} = 40 \text{ V}, I_D = 26 \text{ A},$	-	96	-	nC
Q _{gs}	Gate-source charge	$V_{GS} = 0$ to 10 V	-	29		nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	26	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 40 \text{ V}, I_D = 13 \text{ A},$	ı	26	-	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	51	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load switching	-	82	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	44	-	ns

⁽¹⁾Defined by design, not subject to production test.

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 26 A, V _{GS} = 0 V	-		1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 26 A, di/dt = 100 A/μs,	ı	58		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_J = 150 \text{ °C}$	-	92		nC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	3.2		А

Notes:

 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)








Figure 3: Normalized thermal impedance GADG301020170838ZTH $\delta = 0.5$ $\delta = 0.2$ $\delta = 0.1$ $\delta = 0.05$ 10-1 $\delta = 0.02$ $\delta = 0.01$ Z_{th} =k*R $_{thj}$ -c} δ =tp/TSingle pulse - $\begin{bmatrix} t_{\rho} \downarrow \\ T \end{bmatrix}$ 10⁻² 10-1 $\overline{t}_{p}(s)$ 10⁻⁴ 10⁻³ 10-2









STL130N8F7 Electrical characteristics






Figure 10: Normalized gate threshold voltage vs temperature

VGS(th) GIPD120920131608FSR ID= 250µA

1
0.8
0.6
0.4
-75 -25 0 25 75 125 TJ(°C)





Test circuits STL130N8F7

3 Test circuits





Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 Ω 1 kΩ


Vos 100 Ω 1 kΩ

2200 V 1 kΩ

AM01468v1







Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

PowerFLAT™ 5x6 type C package information 4.1


6 7 8 E_{7} E2 E3 Bottom view D5(x4) b(x8) e(x6) Side view Top view 8231817_typeC_A0ER_Rev15

Figure 19: PowerFLAT™ 5x6 type C package outline

Table 8: PowerFLAT™ 5x6 type C package mechanical data

	Oxory		
Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



STL130N8F7 Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape




Figure 23: PowerFLAT™ 5x6 reel PART NO. A 330 (+0/-4.0) ESD LOGO All dimensions are in millimeters CORE DETAIL 8234350_Reel_rev_C

DocID023889 Rev 4

12/14

STL130N8F7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
21-May-2013	1	First release
23-Sep-2013	2	Document status promoted form preliminary to production data. Inserted Section 2.1: Electrical characteristics (curves).
25-Jul-2014	3	Modified: title and description Modified: ID and PTOT values in cover page Updated: Figure 13, 14, 15 and 16 Updated: Section 4: Package mechanical data Minor text changes
03-Nov-2017	4	Updated title and features table on cover page. Updated Table 2: "Absolute maximum ratings" and Table 7: "Source-drain diode". Updated Figure 2: "Safe operating area" and Figure 3: "Normalized thermal impedance". Updated Section 4.1: "PowerFLAT™ 5x6 type C package information". Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

