











SN74LVC16374A

SCAS728B - OCTOBER 2003-REVISED SEPTEMBER 2014

SN74LVC16374A 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs

Features

- Member of the Texas Instruments Widebus™
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Electronic Points of Sale

3 Description


This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)	
SN74LVC16374A	SSOP (48)	15.80 mm × 7.50 mm	
	TSSOP (48)	12.50 mm × 6.10 mm	
	TVSOP (48)	9.70 mm × 4.40 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



To Seven Other Channels



To Seven Other Channels



Table of Contents


1	Features 1	9 Detailed Description	1 '
2	Applications 1	9.1 Overview	1
3	Description 1	9.2 Functional Block Diagram	1
4	Simplified Schematic 1	9.3 Feature Description	1
5	Revision History	9.4 Device Functional Modes	1
6	Pin Configuration and Functions	10 Application and Implementation	12
7	Specifications	10.1 Application Information	1:
•	7.1 Absolute Maximum Ratings	10.2 Typical Application	12
	7.2 Handling Ratings	11 Power Supply Recommendations	13
	7.3 Recommended Operating Conditions	12 Layout	13
	7.4 Thermal Information	12.1 Layout Guidelines	
	7.5 Electrical Characteristics 8	12.2 Layout Example	1:
	7.6 Timing Requirements 8	13 Device and Documentation Support	14
	7.7 Switching Characteristics 8	13.1 Trademarks	14
	7.8 Operating Characteristics	13.2 Electrostatic Discharge Caution	14
	7.9 Typical Characteristics9	13.3 Glossary	14
8	Parameter Measurement Information 10	14 Mechanical, Packaging, and Orderable Information	14


5 Revision History

C	changes from Revision A (October 2005) to Revision B	Page
•	Updated document to new TI data sheet standards.	1
•	Deleted Ordering Information table.	1
•	Changed I _{off} bullet in Features	1
•	Added Applications	1
•	Added Pin Functions table	3
•	Added Handling Ratings table	6
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions	7
	Added Thermal Information table	
•	Added Typical Characteristics section	9
•	Added Detailed Description section	11
•	Added Application and Implementation section	12
•	Added Power Supply Recommendations and Layout sections	13



6 Pin Configuration and Functions





Pin Functions

NO. NAME		1/0	DESCRIPTION
		I/O	DESCRIPTION
1	1 OE	I	Output Enable 1
2	1Q1	0	1Q1 Output
3	1Q2	0	1Q2 Output
4	GND	_	Ground Pin
5	1Q3	0	1Q3 Output
6	1Q4	0	1Q4 Output
7	V _{CC}	_	Power Pin
8	1Q5	0	1Q5 Output
9	1Q6	0	1Q6 Output
10	GND	_	Ground Pin
11	1Q7	0	1Q7 Output
12	1Q8	0	1Q8 Output
13	2Q1	0	2Q1 Output
14	2Q2	0	2Q2 Output
15	GND	_	Ground Pin
16	2Q3	0	2Q3 Output
17	2Q4	0	2Q4 Output
18	V _{CC}	_	Power Pin

Copyright © 2003–2014, Texas Instruments Incorporated



Pin Functions (continued)

P	IN				
NO.	NAME	I/O	DESCRIPTION		
19	2Q5	0	2Q5 Output		
20	2Q6	0	2Q6 Output		
21	GND	_	Ground Pin		
22	2Q7	0	2Q7 Output		
23	2Q8	0	2Q8 Output		
24	2 OE	0	Output Enable 2		
25	2CLK	I	Clock 2		
26	2D8	I	2D8 Input		
27	2D7	I	2D7 Input		
28	GND	_	Ground Pin		
29	2D6	I	2D6 Input		
30	2D5	I	2D5 Input		
31	V _{CC}	_	Power Pin		
32	2D4	I	2D4 Input		
33	2D3	I	2D3 Input		
34	GND	_	Ground Pin		
35	2D2	I	2D2 Input		
36	2D1	I	2D1 Input		
37	1D8	I	1D8 Input		
38	1D7	I	1D7 Input		
39	GND	_	Ground Pin		
40	1D6	I	1D6 Input		
41	1D5	I	1D5 Input		
42	V _{CC}	_	Power Pin		
43	1D4	I	1D4 Input		
44	1D3	I	1D3 Input		
45	GND	_	Ground Pin		
46	1D2	I	1D2 Input		
47	1D1	I	1D1 Input		
48	1CLK	I	Clock 1		



GQL OR ZQL PACKAGE (TOP VIEW)




Table 1. Pin Assignments⁽¹⁾ (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1 0E	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND GND		1D1	1D2
С	1Q4	1Q3	V _{CC}	V _{CC}	V _{CC} 1D3	
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7	·		1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
Н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 OE	NC	NC	NC	NC	2CLK

(1) NC - No internal connection

GRD OR ZRD PACKAGE (TOP VIEW)




Table 2. Pin Assignments⁽¹⁾ (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1Q1	NC	1 OE	1CLK	NC	1D1
В	1Q3	1Q2	NC	NC	1D2	1D3
С	1Q5	1Q4	V _{CC}	V _{CC}	1D4	1D5
D	1Q7	1Q6	GND	GND	1D6	1D7
E	2Q1	1Q8	GND	GND	1D8	2D1
F	2Q3	2Q2	GND	GND	2D2	2D3
G	2Q5	2Q4	V _{CC}	V _{CC}	2D4	2D5
Н	2Q7	2Q6	NC	NC	2D6	2D7
J	2Q8	NC	2 OE	2CLK	NC	2D8

(1) NC - No internal connection



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾	put voltage range ⁽²⁾		6.5	V
Vo	Voltage range applied to any output in the high-im	e range applied to any output in the high-impedance or power-off state (2)		6.5	V
Vo	Voltage range applied to any output in the high or	Voltage range applied to any output in the high or low state (2) (3)		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current	Continuous output current		±50	mA
	Continuous current through each V_{CC} or GND			±100	mA

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	orage temperature range		150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the recommended operating conditions table.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
1/	Cupply valtage	Operating	1.65	3.6	V	
V_{CC}	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
Vo	Output voltage	High or low state	0	V _{CC}	V	
		3-state	0	5.5		
		V _{CC} = 1.65 V		-4	mA	
	Lligh lovel output ourrest	V _{CC} = 2.3 V		-8		
I _{OH}	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		
		$V_{CC} = 3 V$		-24		
		V _{CC} = 1.65 V		4		
	Low level output ourrent	V _{CC} = 2.3 V		8	A	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T _A	Operating free-air temperature		-40	125	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

			SN74LVC16374A			
THERMAL METRIC ⁽¹⁾		DL	DGV	DGG	UNIT	
			48 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.4	78.4	64.3		
R ₀ JC(top)	Junction-to-case (top) thermal resistance	34.7	30.7	17.6		
$R_{\theta JB}$	Junction-to-board thermal resistance	41.0	41.8	31.5	0000	
ΨЈΤ	Junction-to-top characterization parameter	12.3	3.8	1.1	°C/W	
ΨЈВ	Junction-to-board characterization parameter	40.4	41.3	31.2		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDIT	TIONS	V _{cc}	MIN TYP(1)	MAX	UNIT
	$I_{OH} = -100 \mu A$		1.65 V to 3.6 V	V _{CC} - 0.2		
	$I_{OH} = -4 \text{ mA}$		1.65 V	1.2		.,
V	$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		
Vон	12		2.7 V	2.2		V
	$I_{OH} = -12 \text{ mA}$		3 V	2.4		
	$I_{OH} = -24 \text{ mA}$		3 V	2.2		
	I _{OL} = 100 μA		1.65 V to 3.6 V		0.2	
	I _{OL} = 4 mA		1.65 V		0.45	V
V_{OL}	$I_{OL} = 8 \text{ mA}$		2.3 V		0.7	
	I _{OL} = 12 mA		2.7 V		0.4	
	I _{OL} = 24 mA		3 V		0.55	
I_1	$V_{I} = 0 \text{ to } 5.5 \text{ V}$		3.6 V		±5	μΑ
I _{off}	V_I or $V_O = 5.5 \text{ V}$		0		±10	μΑ
I_{OZ}	V _O = 0 to 5.5 V		3.6 V		±10	μΑ
	$V_I = V_{CC}$ or GND	1 - 0	3.6 V		20	
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$	I _O = 0	3.0 V		20	μΑ
ΔI_{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V		500	μΑ
C _i	$V_I = V_{CC}$ or GND		3.3 V	5		pF
C _o	$V_O = V_{CC}$ or GND		3.3 V	6.5		pF

⁽¹⁾ All typical values are at $V_{CC}=3.3~V,~T_A=25^{\circ}C.$ (2) This applies in the disabled state only.

7.6 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

		V _{CC} = 1.8 V V _{CC} = 2.5 V ± 0.15 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		150		150		150		150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2.4		1.6		1.9		1.9		ns
t _h	Hold time, data after CLK↑	0.8		1		1.1		1.9		ns

7.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = ± 0.	2.5 V 2 V	V _{CC} =	$V_{CC} = 3$		3.3 V 3 V	UNIT
	(INPUT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		150		MHz
t _{pd}	CLK	Q	1	6.5	1	4.3	1	4.9	1.5	4.5	ns
t _{en}	ŌĒ	Q	1	6.7	1	4.7	1	5.3	1.5	4.6	ns
t _{dis}	ŌĒ	Q	1	10.7	1	5	1	6.1	1.5	5.5	ns
t _{sk(o)}				1		1		1		1	ns

Product Folder Links: SN74LVC16374A





7.8 Operating Characteristics

 $T_A = 25$ °C

	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
0	Power dissipation capacitance	Outputs enabled	f 10 MHz	47	52	58	~F	
C _{pd}	per flip-flop	Outputs disabled	f = 10 MHz	21	23	24	pF	


7.9 Typical Characteristics








8 Parameter Measurement Information



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	IN	PUT	,,	V	•	-	, , , , , , , , , , , , , , , , , , ,	
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$V_{\!\scriptscriptstyle \Delta}$	
1.8 V ± 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	V _{CC}	30 pF	1 k Ω	0.15 V	
2.5 V ± 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	V _{CC}	30 pF	500 Ω	0.15 V	
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
33V+03V	27 V	<2.5 ne	15 V	6 V	50 nF	500 ○	03 V	



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_0 = 50 Ω .
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated



9 Detailed Description

9.1 Overview

This 16-bit edge-triggered D-type flip-flop is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC16374A device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pull-up components.


OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram



9.3 Feature Description

- Wide operating voltage range
 - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 3. Function Table (Each Flip-Flop)

	INPUTS	OUTPUT				
OE	CLK	D	Q			
L	1	Н	Н			
L	↑	L	L			
L	H or L	Χ	Q_0			
Н	X	Χ	Z			

Copyright © 2003–2014, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC16374A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained or latched. It can produce 24 mA of drive current at 3.3 V; therefore, making it ideal for driving multiple outputs and good for high speed applications up to 150 MHz. The inputs are 5.5-V tolerant allowing the device to translate down to $V_{\rm CC}$.

10.2 Typical Application




Figure 4. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended input conditions
 - Rise time and fall time specs: See ($\Delta t/\Delta V$) in the *Recommended Operating Conditions* table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend output conditions
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F bypass capacitor is recommended. If there are multiple V_{CC} pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 6 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} ; whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 6. Layout Diagram



13 Device and Documentation Support

13.1 Trademarks

Widebus is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC16374ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples
74LVC16374ADGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LD374A	Samples
SN74LVC16374ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples
SN74LVC16374ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LD374A	Samples
SN74LVC16374ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples
SN74LVC16374ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples
SN74LVC16374ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16374A	Samples
SN74LVC16374AZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LD374A	Samples
SN74LVC16374AZRDR	ACTIVE	BGA MICROSTAR JUNIOR	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	LD374A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

17-Mar-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2017


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC16374ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVC16374ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVC16374ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74LVC16374AZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1
SN74LVC16374AZRDR	BGA MI CROSTA R JUNI OR	ZRD	54	1000	330.0	16.4	5.8	8.3	1.55	8.0	16.0	Q1

www.ti.com 11-Mar-2017



*All dimensions are nominal

All difficusions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC16374ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVC16374ADGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74LVC16374ADLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74LVC16374AZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	336.6	336.6	28.6
SN74LVC16374AZRDR	BGA MICROSTAR JUNIOR	ZRD	54	1000	336.6	336.6	28.6

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



PLASTIC BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. No metal in this area, indicates orientation.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 (www.ti.com/lit/spraa99).



PLASTIC BALL GRID ARRAY




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \quad \hbox{A. All linear dimensions are in millimeters.}$

- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead-free. Refer to the 54 GRD package (drawing 4204759) for tin-lead (SnPb).



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.