

OPA2241 OPA2241 OPA4241 OPA251 OPA2251 OPA2251

# Single-Supply, *Micro*POWER OPERATIONAL AMPLIFIERS

**OPA241 Family** optimized for +5V supply. **OPA251 Family** optimized for ±15V supply.

### FEATURES

- *Micro*POWER:  $I_Q = 25\mu A$
- SINGLE-SUPPLY OPERATION
- RAIL-TO-RAIL OUTPUT (within 50mV)
- WIDE SUPPLY RANGE Single Supply: +2.7V to +36V Dual Supply: ±1.35V to ±18V
- LOW OFFSET VOLTAGE: ±250µV max
- HIGH COMMON-MODE REJECTION: 124dB
- HIGH OPEN-LOOP GAIN: 128dB
- SINGLE, DUAL, AND QUAD

# **APPLICATIONS**

- BATTERY OPERATED INSTRUMENTS
- PORTABLE DEVICES
- MEDICAL INSTRUMENTS
- TEST EQUIPMENT


## DESCRIPTION

The OPA241 series and OPA251 series are specifically designed for battery powered, portable applications. In addition to very low power consumption ( $25\mu A$ ), these amplifiers feature low offset voltage, rail-to-rail output swing, high common-mode rejection, and high open-loop gain.

The OPA241 series is optimized for operation at low power supply voltage while the OPA251 series is optimized for high power supplies. Both can operate from either single (+2.7V to +36V) or dual supplies ( $\pm 1.35V$  to  $\pm 18V$ ). The input common-mode voltage range extends 200mV below the negative supply—ideal for single-supply applications.

They are unity-gain stable and can drive large capacitive loads. Special design considerations assure that these products are easy to use. High performance is maintained as the amplifiers swing to their specified limits. Because the initial offset voltage ( $\pm 250\mu V$  max) is so low, user adjustment is usually not required. However, external trim pins are provided for special applications (single versions only).

The OPA241 and OPA251 (single versions) are available in standard 8-pin DIP and SO-8 surface-mount packages. The OPA2241 and OPA2251 (dual versions) come in 8-pin DIP and SO-8 surface-mount packages. The OPA4241 and OPA4251 (quad versions) are available in 14-pin DIP and SO-14 surface-mount packages. All are fully specified from  $-40^{\circ}$ C to  $+85^{\circ}$ C and operate from  $-55^{\circ}$ C to  $+125^{\circ}$ C.



# SPECIFICATIONS: $V_s = 2.7V$ to 5V

At T<sub>A</sub> = +25°C, R<sub>L</sub> = 100k $\Omega$  connected to V<sub>S</sub>/2, unless otherwise noted. **Boldface** limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ .

		OPA	2241UA,	PA	OP			
	CONDITION	MIN	TYP <sup>(1)</sup>	МАХ	MIN	TYP <sup>(1)</sup>	МАХ	UNITS
V <sub>OS</sub> dV <sub>OS</sub> /dT PSRR	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $V_{S} = 2.7V \text{ to } 36V$ $V_{S} = 2.7V \text{ to } 36V$		±50 ± <b>100</b> ± <b>0.4</b> 3 0.3	±250 ± <b>400</b> 30 <b>30</b> <b>30</b>		±100 ±130 ±0.6 *	* *	μV μV μV/°C μV/∨ μV/∨ μV/∨
I <sub>B</sub> I <sub>OS</sub>			-4 ±0.1	-20 -25 ±2 ±2		*		nA nA nA nA
			1 45 40			* * *		µVp-p nV/√Hz fA/√Hz
V <sub>CM</sub> CMRR	$V_{CM} = -0.2V$ to (V+) -0.8V $V_{CM} = 0V$ to (V+) -0.8V	-0.2 80 <b>80</b>	106	(V+) -0.8		*		V dB dB
			10 <sup>7</sup>    2 10 <sup>9</sup>    4			*		Ω    pF Ω    pF
A <sub>OL</sub>	$R_L = 100k\Omega$ , $V_0 = (V-)+100mV$ to $(V+)-100mV$ $R_L = 100k\Omega$ , $V_0 = (V-)+100mV$ to $(V+)-100mV$ $R_L = 10k\Omega$ , $V_0 = (V-)+200mV$ to $(V+)-200mV$ $R_L = 10k\Omega$ , $V_0 = (V-)+200mV$ to $(V+)-200mV$	100 <b>100</b> 100	120 120			*		dB dB dB dB
GBW SR	$V_{S} = 5V, G = 1$ $V_{IN} \bullet G = V_{S}$	100	35 0.01 60			* * *		kHz V/μs μs
Vo	$R_L$ = 100kΩ to V <sub>S</sub> /2, $A_{OL} \ge$ 70dB $R_L$ = 100kΩ to V <sub>S</sub> /2, $A_{OL} \ge$ 100dB $R_L$ = 100kΩ to V <sub>S</sub> /2, $A_{OL} \ge$ 100dB $R_L$ = 10kΩ to V <sub>2</sub> /2, $A_{OL} \ge$ 100dB		50 75	100 <b>100</b> 200		* *		mV mV mV mV
I <sub>SC</sub>	$R_L = 10k\Omega$ to $V_S/2$ , $A_{OL} \ge 100dB$	See	-24/+4 -30/+4	200		* *		mV mA mA
V <sub>s</sub> I <sub>Q</sub>	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $I_{O} = 0$ $I_{O} = 0$	+2.7			*	*	*	ν ν μΑ μΑ
$ heta_{JA}$		-40 -55 -55	100 150 80	+85 +125 +125	* *	* *	* * *	°C °C °C °C °C/W °C/W °C/W
	dV <sub>OS</sub> /dT PSRR I <sub>B</sub> I <sub>OS</sub> V <sub>CM</sub> CMRR A <sub>OL</sub> A <sub>OL</sub> GBW SR V <sub>O</sub> I <sub>SC</sub> C <sub>LOAD</sub> V <sub>S</sub> I <sub>Q</sub>	$\begin{tabular}{ c c c c c } \hline V_{OS} \\ dV_{OS}/dT \\ PSRR \\ \hline T_A = -40^\circ C \ to +85^\circ C \\ V_S = 2.7V \ to \ 36V \\ \hline V_S = 2.7V \ to \ 36V \\ \hline V_S = 2.7V \ to \ 36V \\ \hline \\ $	$\begin{tabular}{ c c c c } \hline $$ CONDITION$ & $$ MIN$ & $$ MIN$ & $$ MIN$ & $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $	$\begin{array}{ c c c c c } \hline & & & & & & & & & & & & & & & & & & $	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{ c c c c c } \hline & \hline $	$ \begin{array}{ c c c c c } \hline & OPA2241UA, PA & OPA2251UA, OPA2251UA, OPA2251UA, OPA2251UA, OPA251UA, OPA2$	$\begin{array}{ c c c c c c } \hline & \hline $

\* Specifications the same as OPA241UA, PA.

NOTES: (1) V<sub>S</sub> = +5V. (2) The negative sign indicates input bias current flows out of the input terminals. (3) Output voltage swings are measured between the output and power supply rails.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



# SPECIFICATIONS: $V_S = \pm 15V$

At  $T_A = +25^{\circ}C$ ,  $R_L = 100k\Omega$  connected to ground, unless otherwise noted. Boldface limits apply over the specified temperature range,  $T_A = -40^{\circ}C$  to +85°C.

			OP	A241UA, F A2241UA, A4241UA,	PA	OP OP/ OP/			
PARAMETER		CONDITION	MIN	ТҮР	МАХ	MIN	ТҮР	MAX	UNITS
OFFSET VOLTAGEInput Offset Voltage $T_A = -40^{\circ}C$ to $+85^{\circ}C$ vs Temperaturevs Power Supply $T_A = -40^{\circ}C$ to $+85^{\circ}C$ Channel Separation (dual, quad)	V <sub>OS</sub> dV <sub>OS</sub> /dT PSRR	<b>T<sub>A</sub> = −40°C to +85°C</b> V <sub>S</sub> = ±1.35V to ±18V V <sub>S</sub> = ±1.35V to ±18V		±100 ± <b>150</b> ± <b>0.6</b> *	* *		±50 ±100 ±0.5 3 0.3	±250 ± <b>300</b> 30 <b>30</b> <b>30</b>	μV μV μV/°C μV/V μV/V μV/V
INPUT BIAS CURRENT Input Bias Current <sup>(1)</sup> $T_A = -40^{\circ}$ C to +85°C Input Offset Current $T_A = -40^{\circ}$ C to +85°C	I <sub>B</sub> I <sub>OS</sub>			*			-4 ±0.1	-20 -25 ±2 ±2	nA nA nA nA
NOISE Input Voltage Noise, f = 0.1Hz to 1 Input Voltage Noise Density, f = 1k Current Noise Density, f = 1kHz				* * *			1 45 40		μVp-p nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection Ratio $T_A = -40^{\circ}$ C to +85°C	V <sub>CM</sub> CMRR	$V_{CM} = -15.2V$ to 14.2V $V_{CM} = -15V$ to 14.2V		*		(V–) –0.2 100 <b>100</b>	124	(V+) -0.8	V dB dB
INPUT IMPEDANCE Differential Common-Mode				*			10 <sup>7</sup>    2 10 <sup>9</sup>    4		Ω    pF Ω    pF
OPEN-LOOP GAIN Open-Loop Voltage Gain $T_A = -40^{\circ}C$ to +85°C $T_A = -40^{\circ}C$ to +85°C	A <sub>OL</sub>			*		100 <b>100</b> 100 <b>100</b>	128 128		dB dB dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Overload Recovery Time	GBW SR	$G = 1$ $V_{IN} \bullet G = V_{S}$		* * *			35 0.01 60		kHz V/μs μs
OUTPUT Voltage Output Swing from Rail <sup>(2)</sup> $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Vo	$\begin{array}{l} R_L = 100 k\Omega, \ A_{OL} \geq 70 dB \\ R_L = 100 k\Omega, \ A_{OL} \geq 100 dB \\ R_L = 100 k\Omega, \ A_{OL} \geq 100 dB \\ R_L = 20 k\Omega, \ A_{OL} \geq 100 dB \end{array}$		* *			50 75 100	250 <b>250</b> 300	mV mV mV mV
$T_A = -40^{\circ}C$ to +85°C Short-Circuit Current Single Versions Dual Versions Capacitive Load Drive	I <sub>SC</sub> C <sub>LOAD</sub>	$R_{L} = 20k\Omega, \ A_{OL} \ge 100dB$ $R_{L} = 20k\Omega, \ A_{OL} \ge 100dB$		* *		See	-21/+4 -50/+4 Typical C	300	mV mA mA
POWER SUPPLY Specified Voltage Range Operating Voltage Range Quiescent Current (per amplifier) $T_A = -40^{\circ}$ C to +85°C	V <sub>s</sub> I <sub>Q</sub>	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ $I_{O} = 0$ $I_{O} = 0$	*	*	*	±1.35	±15 ±27	±18 ±38 ±45	V V μΑ μΑ
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance	$ heta_{JA}$		* * *		* * *	-40 -55 -55		+85 +125 +125	°℃ ℃ ℃
8-Pin DIP SO-8 Surface Mount 14-Pin DIP SO-14 Surface Mount				* * *			100 150 80 100		°C/W °C/W °C/W °C/W

 $\boldsymbol{\ast}$  Specifications the same as OPA251UA, PA.

NOTES: (1) The negative sign indicates input bias current flows out of the input terminals. (2) Output voltage swings are measured between the output and power supply rails.



#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage, V+ to V	
Input Voltage <sup>(2)</sup>	(V–) –0.5V to (V+) +0.5V
Output Short Circuit to Ground <sup>(3)</sup>	Continuous
Operating Temperature	–55°C to +125°C
Storage Temperature	–55°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. (2) Input terminals are diode-clamped to the power supply rails. Input signals that can swing more that 0.5V beyond the supply rails should be current-limited to 5mA or less. (3) One amplifier per package.



This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	SPECIFIED VOLTAGE	OPERATING VOLTAGE RANGE	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>	SPECIFICATION TEMPERATURE RANGE
OPA241 SERIES	- -				
<b>Single</b> OPA241PA OPA241UA	2.7V to 5V 2.7V to 5V	2.7V to 36V 2.7V to 36V	8-Pin DIP SO-8 Surface Mount	006 182	-40°C to +85°C -40°C to +85°C
<b>Dual</b> OPA2241PA OPA2241UA	2.7V to 5V 2.7V to 5V	2.7V to 36V 2.7V to 36V	8-Pin DIP SO-8 Surface Mount	006 182	-40°C to +85°C -40°C to +85°C
Quad OPA4241PA OPA4241UA	2.7V to 5V 2.7V to 5V	2.7V to 36V 2.7V to 36V	14-Pin DIP SO-14 Surface Mount	010 235	-40°C to +85°C -40°C to +85°C
OPA251 SERIES					
Single OPA251PA OPA251UA	±15V ±15V	2.7V to 36V 2.7V to 36V	8-Pin DIP SO-8 Surface Mount	006 182	-40°C to +85°C -40°C to +85°C
Dual OPA2251PA OPA2251UA	±15V ±15V	2.7V to 36V 2.7V to 36V	8-Pin DIP SO-8 Surface Mount	006 182	–40°C to +85°C –40°C to +85°C
<b>Quad</b> OPA4251PA OPA4251UA	±15V ±15V	2.7V to 36V 2.7V to 36V	14-Pin DIP SO-14 Surface Mount	010 235	-40°C to +85°C -40°C to +85°C


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.





### **TYPICAL PERFORMANCE CURVES**


At  $T_A = +25^{\circ}C$ , and  $R_L = 100k\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15V$ ), unless otherwise noted.


Curves apply to OPA241 and OPA251 unless specified.













QUIESCENT CURRENT vs TEMPERATURE






# **TYPICAL PERFORMANCE CURVES (CONT)**


At  $T_A = +25^{\circ}$ C, and  $R_L = 100 k\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15$ V), unless otherwise noted. Curves apply to OPA241 and OPA251 unless specified.







SHORT-CIRCUIT CURRENT vs TEMPERATURE 50 ... 45 40 Short-Circuit Current (mA) I<sub>sc</sub> 35 ٧s +5 30 25  $V_s = +5V$ 20 Single Versions 15 ····· Dual, Quad Versions  $V_s = \pm 15V$ 10  $+I_{SC}$ ,  $V_{S} = +5V$ ,  $\pm 15V$  (all versions) 5 0 25 50 75 100 -75 -50 -25 0 125 Temperature (°C)












## **TYPICAL PERFORMANCE CURVES (CONT)**

At  $T_A = +25^{\circ}$ C, and  $R_L = 100 k\Omega$  connected to  $V_S/2$  (ground for  $V_S = \pm 15$ V), unless otherwise noted. Curves apply to OPA241 and OPA251 unless specified.



**OPA241 SERIES OFFSET VOLTAGE** 

PRODUCTION DISTRIBUTION

Offset Voltage (µV)

 $V_{S} = +5V$ 

30

25

20

15

10

5

0

-225

Percent of Amplifiers (%)


Typical production

and quads included.


distribution of

packaged units.


Singles, duals,



OPA241 SERIES OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION



OPA251 SERIES OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION




Offset Voltage (µV) **OPA251 SERIES OFFSET VOLTAGE** PRODUCTION DISTRIBUTION 30  $V_{\rm S} = \pm 15V$ Typical production distribution of 25 packaged units. Percent of Amplifiers (%) Singles, duals, 20 and quads included. 15 10 5 0 




## **TYPICAL PERFORMANCE CURVES (CONT)**

At  $T_A = +25^{\circ}$ C, and  $R_L = 100$ k $\Omega$  connected to  $V_S/2$  (ground for  $V_S \pm 15$ V), unless otherwise noted. Curves apply to OPA241 and OPA251 unless specified.


QUIESCENT CURRENT PRODUCT DISTRIBUTION 25  $V_{S} = +5V$ Typical production distribution of packaged units. 20 Percent of Amplifiers (%) Per Amplifier Singles, duals, and quads included. 15 10 5 0 Quiescent Current (µA)




200µs/div




200µs/div





200µs/div



2ms/div



### **APPLICATIONS INFORMATION**

The OPA241 and OPA251 series are unity-gain stable and suitable for a wide range of general purpose applications. Power supply pins should be bypassed with  $0.01\mu F$  ceramic capacitors.

#### **OPERATING VOLTAGE**

The OPA241 series is laser-trimmed for low offset voltage and drift at low supply voltage ( $V_s = +5V$ ). The OPA251 series is trimmed for ±15V operation. Both products operate over the full voltage range (+2.7V to +36V or ±1.35V to ±18V) with some compromises in offset voltage and drift performance. However, all other parameters have similar performance. Key parameters are guaranteed over the specified temperature range, -40°C to +85°C. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage or temperature are shown in typical performance curves.

#### **OFFSET VOLTAGE TRIM**

As mentioned previously, offset voltage of the OPA241 series is laser-trimmed at  $\pm$ 5V. The OPA251 series is trimmed at  $\pm$ 15V. Because the initial offset is so low, user adjustment is usually not required. However, the OPA241 and OPA251 (single op amp versions) provide offset voltage trim connections on pins 1 and 5. Offset voltage can be adjusted by connecting a potentiometer as shown in Figure 1. This adjustment should be used only to null the offset of the op amp, not to adjust system offset or offset produced by the signal source. Nulling offset could degrade the offset drift behavior of the op amp. While it is not possible to predict the exact change in drift, the effect is usually small.




FIGURE 1. OPA241 and OPA251 Offset Voltage Trim Circuit.

#### CAPACITIVE LOAD AND STABILITY

The OPA241 series and OPA251 series can drive a wide range of capacitive loads. However, all op amps under certain conditions may be unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. Figures 2 and 3 show the regions where the OPA241 series and OPA251 series have the potential for instability. As shown, the unity gain configuration with low supplies is the most susceptible to the effects of capacitive load. With  $V_S =$ +5V, G = +1, and  $I_{OUT} = 0$ , operation remains stable with load capacitance up to approximately 200pF. Increasing supply voltage, output current, and/or gain significantly improves capacitive load drive. For example, increasing the supplies to ±15V and gain to 10 allows approximately 2700pF to be driven.

One method of improving capacitive load drive in the unity gain configuration is to insert a resistor inside the feedback loop as shown in Figure 4. This reduces ringing with large capacitive loads while maintaining dc accuracy. For example, with  $V_S = \pm 1.35V$  and  $R_S = 5k\Omega$ , the OPA241 series and OPA251 series perform well with capacitive loads in excess of 1000pF. Without the series resistor, capacitive load drive is typically 200pF for these conditions. However, this method will result in a slight reduction of output voltage swing.




FIGURE 2. Stability—Capacitive Load versus Output Current for Low Supply Voltage.




FIGURE 3. Stability—Capacitive Load versus Output Current for ±15V Supplies.






FIGURE 4. Series Resistor in Unity Gain Configuration Improves Capacitive Load Drive.




FIGURE 5. Low and High-Side Battery Current Sensing.





5-Oct-2017

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2241PA	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA2241PA	Samples
OPA2241PAG4	ACTIVE	PDIP	Ρ	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA2241PA	Samples
OPA2241UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2241UA	Samples
OPA2241UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2241UA	Samples
OPA2241UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2241UA	Samples
OPA2241UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2241UA	Samples
OPA2251PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA2251PA	Samples
OPA2251PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA2251PA	Samples
OPA2251UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2251UA	Samples
OPA2251UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2251UA	Samples
OPA2251UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2251UA	Samples
OPA2251UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 2251UA	Samples
OPA241PA	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA241PA	Samples
OPA241PAG4	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type		OPA241PA	Samples
OPA241UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 241UA	Samples
OPA241UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 241UA	Samples
OPA241UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 241UA	Samples



### PACKAGE OPTION ADDENDUM

5-Oct-2017

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA241UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 241UA	Samples
OPA251UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 251UA	Samples
OPA251UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 251UA	Samples
OPA251UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 251UA	Samples
OPA251UAG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	OPA 251UA	Samples
OPA4241PA	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA4241PA	Samples
OPA4241PAG4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	OPA4241PA	Samples
OPA4241UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4241UA	Samples
OPA4241UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4241UA	Samples
OPA4241UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4241UA	Samples
OPA4251UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	Samples
OPA4251UA/2K5	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	Samples
OPA4251UA/2K5G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	Samples
OPA4251UAG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-40 to 85	OPA4251UA	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



5-Oct-2017

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2241UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2251UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA241UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA251UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4241UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4251UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

9-Sep-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2241UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA2251UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA241UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA251UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA4241UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0
OPA4251UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated